

ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT

Check for Samples: SN74LVC1G99-Q1

FEATURES

- Qualified for Automotive Applications
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Low Power Consumption, 15-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Offers Nine Different Logic Functions in a Single Package
- I_{off} Supports Partial-Power-Down Mode Operation
- Input Hysteresis Allows for Slow Input Transition Time and Better Noise Immunity at Input

DESCRIPTION/ORDERING INFORMATION

The SN74LVC1G99-Q1 is operational from 1.65 V to 5.5 V.

The SN74LVC1G99-Q1 features configurable multiple functions with a 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. When \overline{OE} is low, the output state is determined by 16 patterns of 4-bit input. The user can choose logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and buffer. All inputs can be connected to V_{CC} or GND.

This device functions as an independent inverter, but because of Schmitt action, it has different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾	
-40°C to 125°C	VSSOP - DCU	Reel of 3000	SN74LVC1G99QDCURQ1	CAZ_	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) DCU: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

		INPUTS			OUTPUT
ŌĒ	D	С	В	Α	Y
L	L	L	L	L	L
L	L	L	L	Н	Н
L	L	L	Н	L	L
L	L	L	Н	Н	Н
L	L	Н	L	L	L
L	L	Н	L	Н	L
L	L	Н	Н	L	Н
L	L	Н	Н	Н	Н
L	Н	L	L	L	Н
L	Н	L	L	Н	L
L	Н	L	Н	L	Н
L	Н	L	Н	Н	L
L	Н	Н	L	L	Н
L	Н	Н	L	Н	Н
L	Н	Н	Н	L	L
L	Н	Н	Н	Н	L
Н	H or L	H or L	H or L	H or L	Z




LOGIC DIAGRAM (POSITIVE LOGIC)



FUNCTION SELECTION TABLE

PRIMARY FUNCTION	COMPLEMENTARY FUNCTION	PAGE
3-state buffer		3
3-state inverter		3
3-state 2-in-1 data selector MUX		4
3-state 2-in-1 data selector MUX, inverted out		4
3-state 2-input AND	3-state 2-input NOR, both inputs inverted	5
3-state 2-input AND, one input inverted	3-state 2-input NOR, one input inverted	5
3-state 2-input AND, both inputs inverted	3-state 2-input NOR	5
3-state 2-input NAND	3-state 2-input OR, both inputs inverted	6
3-state 2-input NAND, one input inverted	3-state 2-input OR, one input inverted	6
3-state 2-input NAND, both inputs inverted	3-state 2-input OR	6
3-state 2-input XOR		7
3-state 2-input XNOR	3-state 2-input XOR, one input inverted	7


3-STATE BUFFER FUNCTIONS AVAILABLE



FUNCTION	ŌĒ	Α	В	С	D
		Input	H or L	L	L
	L	H or L	Input	Н	L
		L	Н	Input	L
3-state buffer		Н	L	Input	Н
		Н	H or L	L	Input
		H or L	L	Н	Input
		L	L	H or L	Input



3-STATE INVERTER FUNCTIONS AVAILABLE



FUNCTION	ŌĒ	Α	В	С	D
		Input	H or L	L	Н
		X	Input	Н	Н
	L	L	Н	Input	Н
3-state buffer		Н	L	Input	L
		Н	H or L	L	Input
		H or L	Н	Н	Input
		Н	Н	H or L	Input

3-STATE MUX FUNCTIONS AVAILABLE




FUNCTION	ŌĒ	Α	В	С	D
3-state 2-to-1, data selector MUX		Input 1	Input 2	Input 1 or Input 2	L
3-state 2-to-1, data selector MUX		Input 2	Input 1	Input 2 or Input 1	L
3-state 2-to-1, data selector MUX, inverted out	L	Input 1	Input 2	Input 1 or Input 2	Н
3-state 2-to-1, data selector MUX, inverted out		Input 2	Input 1	Input 2 or Input 1	Н




3-STATE AND/NOR/OR FUNCTIONS AVAILABLE




NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state AND	3-state NOR		L	Input 1	Input 2	L
2	3-state AND	3-state NOR	L	L	Input 2	Input 1	L



NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ΘE	Α	В	С	D
2	3-state AND	3-state NOR		Input 2	L	Input 1	L
2	3-state AND	3-state NOR	L	Н	Input 1	Input 2	Н



NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state AND	3-state NOR		Input 1	L	Input 2	L
2	3-state AND	3-state NOR	L	Н	Input 2	Input 1	Н




NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	OE	Α	В	С	D
2	3-state AND, both inverted inputs	3-state NOR		Input 1	Н	Input 2	Н
2	3-state AND, both inverted inputs	3-state NOR	L	Input 2	Η	Input 1	Н




3-STATE NAND/OR FUNCTIONS AVAILABLE




NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state NAND	3-state OR		L	Input 1	Input 2	Н
2	3-state NAND	3-state OR	L	L	Input 2	Input 1	Η



NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state NAND	3-state OR		Input 2	L	Input 1	Н
2	3-state NAND	3-state OR	_ L	Н	Input 1	Input 2	L




NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state NAND	3-state OR		Input 1	L	Input 2	Н
2	3-state NAND	3-state OR	L	Н	Input 2	Input 1	L




NO. OF INPUTS	AND/NAND FUNCTION	OR/NOR FUNCTION	ŌĒ	Α	В	С	D
2	3-state NAND	3-state OR		Input 1	Н	Input 2	L
2	3-state NAND	3-state OR	L	Input 2	Н	Input 1	L




3-STATE XOR/XNOR FUNCTIONS AVAILABLE




FUNCTION	OE	Α	В	C	D
		Input 1	H or L	L	Input 2
		Input 2	H or L	L	Input 1
3-state XOR	L	H or L	Input 1	Н	Input 2
5-State AOR		H or L	Input 2	Н	Input 1
		L	Н	Input 1	Input 2
		L	Н	Input 2	Input 1



FUNCTION	ŌĒ	Α	В	С	D
3-state XOR	L	Н	L	Input 1	Input 2



FUNCTION	ŌĒ	Α	В	С	D
3-state XOR	L	Н	L	Input 1	Input 2



FUNCTION	ŌĒ	Α	В	С	D
3-state XNOR		Н	L	Input 1	Input 2
3-state XNOR	L	Н	L	Input 2	Input 1



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
V_{I}	Input voltage range (2)			6.5	V
Vo	Voltage range applied to any output in the high-i	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high or low state ⁽²⁾ (3)			V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current	·		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance (4)	DCU package		227	°C/W
T _{stg}	Storage temperature range			150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
\/	Supply voltage	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		V
V_{I}	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-8	mA
I _{OH}	High-level output current	High-level output current $V_{CC} = 3 \text{ V}$		-16	
	v _{CC} = 3 v	V _{CC} = 3 V		-24	
		V _{CC} = 4.5 V		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	mA
I _{OL}	Low-level output current	V - 3 V		16	
		V _{CC} = 3 V		24	
		V _{CC} = 4.5 V		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		ns/V	
		$V_{CC} = 5 V \pm 0.5 V$		5	

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDI	TIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT				
			1.65 V	0.79	1.26					
V_{T+}			2.3 V	1.11	1.66					
Positive-going input threshold			3 V	1.5	1.97	V				
voltage			4.5 V	2.16	2.84					
			5.5 V	2.61	3.43					
			1.65 V	0.39	0.72					
V _T _ Negative-			2.3 V	0.58	0.97					
going input		3 V	0.84	1.24	V					
threshold voltage			4.5 V	1.41	1.89					
voltage			5.5 V	1.87	2.39					
			1.65 V	0.37	0.72					
ΔV_T			2.3 V	0.48	0.87					
Hysteresis			3 V	0.56	0.97	V				
$(V_{T+} - V_{T-})$			4.5 V	0.71	1.14					
			5.5 V	0.71	1.21	.21				
	I _{OH} = -100 μA		1.65 V to 5.5 V	V _{CC} - 0.1						
	I _{OH} = -4 mA		1.65 V	1.2						
V_{OH}	$I_{OH} = -8 \text{ mA}$		2.3 V	1.9		V				
5	I _{OH} = -16 mA		3 V	2.4						
	$I_{OH} = -24 \text{ mA}$		3 V	2.3						
	$I_{OH} = -32 \text{ mA}$		4.5 V	3.8						
	I _{OL} = 100 μA		1.65 V to 5.5 V		0.1					
	I _{OL} = 4 mA		1.65 V		0.45					
V_{OL}	I _{OL} = 8 mA		2.3 V		0.35	V				
0_	I _{OL} = 16 mA		3 V		0.45					
	I _{OL} = 24 mA		3 V		0.55					
	I _{OL} = 32 mA		4.5 V		0.60					
I _I	V _I = 5.5 V or GND		0 V to 5.5 V		±5	μΑ				
I _{off}	V_I or $V_O = 5.5 \text{ V}$		0 V		±10	μΑ				
l _{OZ}	V _O = V _{CC} or GND		1.65 V to 5.5 V		±10	μA				
Icc	$V_I = 5.5 \text{ V or GND}, \qquad I_O$	= 0	1.65 V to 5.5 V		15	μΑ				
ΔI _{CC}	One input at V _{CC} - 0.6 V, Ot	her inputs at V _{CC} or GND	3 V to 5.5 V		500	μΑ				
Ci	V _I = V _{CC} or GND		3.3 V		3.5	pF				
C _o	V _O = V _{CC} or GND		3.3 V		6	pF				

⁽¹⁾ $T_A = 25^{\circ}C$



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER FROM TO		V _{CC} = 1 ± 0.15		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT	
	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
	Α		4.6	32.8	2.6	13.7	2.4	10.4	1.8	6.9	
4	В		4.6	30.9	2.6	13.3	2.3	10.2	1.8	6.8	
t _{pd}	С	Ť	4.4	31.8	2.5	14.3	2.5	10.6	1.8	7.2	ns
	D		4.3	27.7	2.5	12.7	2.4	9.6	1.6	6.5	
t _{en}	ŌĒ	Y	4.2	27.2	2.4	13.3	2	9	1.7	6.0	ns
t _{dis}	ŌĒ	Y	3.7	17	2	7.3	2.1	7.4	1	5.6	ns


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	$V_{CC} = 3.3 \text{ V}$	$V_{CC} = 5 V$	UNIT
		TEST CONDITIONS	TYP	TYP	TYP	TYP	UNII
C_{pd}	Power dissipation capacitance	f = 10 MHz	19	20	22	27	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	IN	PUTS	.,	.,		_	V _^	
V _{cc}	V,	t _r /t _f	V _M	V _{LOAD}	C _∟	R _∟		
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V	
2.5 V ± 0.2 V	V_{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V	
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{od} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVC1G99QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAZR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G99-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: SN74LVC1G99

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G99QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

www.ti.com 25-Sep-2019




*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G99QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0	



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated