

DAC5668/88/89EVM

1 Overview

1.1 Purpose

The DAC5668/88/89EVM provides a platform for evaluating the DAC5668, DAC5688, and DAC5689 digital-to-analog (DAC) converter under various signal, reference, and supply conditions. All three DACs are dual channel, 800MSPS interpolating DACs with DAC5668 being a 12-bit DAC and DAC5688/DAC5689 being 16-bit DACs. Also, both the DAC5668 and the DAC5688 have internal PLL/VCO, which is useful when a high-rate clock is not available at the system level. The table below summarizes the comparisons among the DAC family. The evaluation module also allows designers to analyze either a transformer-coupled output from the DAC or an RF-modulated output using Texas Instruments (TI) TRF3703 analog quadrature modulator. Use this document with the EVM schematic diagram and the corresponding device datasheet.

Table	1. Device	Comparisons
-------	-----------	-------------

	12-Bit	16-Bit	PLL/VCO	EVM Software
DAC5668	Х		Х	DAC5688
DAC5688		Х	Х	DAC5688
DAC5689		Х		DAC5689

1.2 EVM Basic Functions

Digital inputs to the DAC can be provided with CMOS-level signals up to 250 MSPS through two 34-pin headers. The analog outputs from the DAC are available via SMA connectors. Because of its flexible design, the analog outputs of the DAC device can be configured to drive a $50-\Omega$ terminated cable using a 4:1 or 1:1 impedance ratio transformer, or single-ended referred to AVDD. The EVM also allows for an option to use TI's TRF3703 analog quadrature modulator to mix the DAC outputs to RF.

The EVM also includes a TI CDCM7005 clock distribution device to clock the system. The CDCM7005 can be used with an onboard VCXO for full PLL functionality or with an external signal source, in which case the CDCM7005 functions as a buffer.

Power connections to the EVM are via banana jack sockets. In addition to the internal bandgap reference provided by the DAC device, the EVM allows an external reference to be provided to the DAC.

The DAC5668/88/89EVM allows the user to program the DAC and CDCM7005 registers through a USB port. The interface allows read and write access to all the DAC5668/88/89 registers and write-only access to the CDCM7005 registers.

1.3 Power Requirements

The DAC5668/88/89EVM requires 1.8-Vdc and 3.3-Vdc supplies for normal operation. An additional 5-Vdc supply is required to power up the TRF3703 for RF measurements.

1



Software Installation

www.ti.com

1.3.1 Voltage Limits

CAUTION

Exceeding the maximum input voltages can damage EVM components. Undervoltage may cause improper operation of some or all of the EVM components.

2 Software Installation

The DAC5668/88/89EVM comes with a software package that allows the user to configure the DAC and CDCM7005 registers, save and load register settings to/from text files, and visualize the data path through the DAC. Communication with the EVM is achieved through a USB port on the host PC. The DAC5668 and the DAC5688 shares the same EVM software since both DACs have internal PLL/VCO. The DAC5689 has a stand-alone EVM software.

2.1 Minimum Requirements


Before installing the software, verify that the PC meets the following requirements:


- Microsoft Windows[™] 2000 or later operating system
- 1024 × 768 screen resolution for optimal viewing
- USB 1.1 or later compatible input port

Other configurations may work; however, they remain untested.

2.2 Installing the EVM Control Software

Double-click the setup.exe file located on the installation CD. The EVM Installation Wizard opens.





2



2.3 Installing the DAC5668/88/89EVM Instrument Drivers

As part of the installation Wizard, the EVM instrument drivers are installed automatically. Because the USB device driver is unsigned by Windows, the warning in Figure 2 appears. Press *Continue Anyway* to complete the installation.



Figure 2. Windows USB Driver Warning

To finalize the installation, the installation Wizard asks the user to restart the computer. The system must be rebooted prior to running the software.

2.4 Installing the DAC5668/88/89EVM Hardware

After installing the EVM control software and drivers, connect the DAC5668/88/89EVM to a spare USB port of the host PC. If this is the first time connecting to the device, the Windows Found New Hardware Wizard guides you through the final setup steps. If the Hardware Wizard does not start, ensure that the cable is connected properly.

Instruct the Hardware Wizard to find the software automatically. If Windows is unable to find the drivers automatically, point it to the EVM program folder. The default folder for DAC5668/DAC5688 EVM software is *C:\Program Files\Texas Instruments\DAC5688\DAC5688 Drivers*. The default folder for DAC5689 EVM software is C:\Program Files\Texas Instruments\DAC5688\DAC5689\DAC5689 Drivers. A warning indicating that the drivers are unsigned by Windows appears. Press *Continue Anyway* to complete the setup.

To verify a complete installation, open Windows Hardware Device Manager and observe that the DAC5668/88/89EVM should be listed under the USB controllers list as shown in Figure 3.






Figure 3. Hardware Device Manager

3 DAC5668/88/89EVM Description

The DAC5668/88/89EVM provides a robust and flexible evaluation system for the 800-MSPS interpolating DAC5668, DAC5688, and DAC5689 DAC family. In addition to the DAC5668/88/89, the EVM includes a CDCM7005 for clock distribution and a TRF3703 analog quadrature modulator path for RF measurements. For a complete hardware description, consult the schematics and layout sections at the end of this guide. See the DAC5668, DAC5688, DAC5688, DAC5689, CDCM7005, and TRF3703 data sheets for more information on each device.

3.1 Texas Instruments Components on the DAC5668/88/89EVM

A basic radio system block diagram is shown in Figure 4. The dashed-line box illustrates where the EVM fits in the system.




Figure 4. Basic Radio System

The block diagram of the EVM is shown in Figure 5. As illustrated on the block diagram, the DAC5668/88/89EVM includes three Texas Instruments components that make the entire solution an excellent choice for radio systems.

4






Figure 5. EVM Block Diagram

3.1.1 DAC5668/88/89

The DAC5668/88/89 are dual-channel, 800-MSPS interpolating DACs with dual CMOS digital data bus, integrated 2x-8x interpolation filters, a fine frequency mixer with 32-bit complex numerically controlled oscillator (NCO), IQ compensation, and internal voltage reference. Different modes of operation enable or bypass various signal processing blocks. The DAC5668 and the DAC5688 also include an internal 2x-32x clock multiplying PLL/VCO. This feature is useful when a high-rate clock is not available at the system level.

The DAC5668/88/89 dual-CMOS data bus provides 250-MSPS input data transfer per DAC channel. Several input data options are available: dual-bus data, single-bus interleaved data, even and odd multiplexing at half-rate, and an input FIFO with either external or internal clock to ease interface timing. Input data can be interpolated 2x, 4x, or 8x by onboard digital interpolating FIR filters with over 80 dB of stop-band attenuation.

The DAC5668/88/89 allows both complex and real output. An optional 32-bit NCO/mixer in complex mode provides frequency upconversion and the dual DAC output produces a complex Hilbert Transform pair. A digital inverse sinc filter compensates for natural DAC Sin(X)/X frequency rolloff. The digital Quadrature Modulator Correction (QMC) feature allows IQ compensation of phase, gain, and offset to maximize sideband rejection and minimize LO feedthrough of an external quadrature modulator performing the final single-sideband RF upconversion.

3.1.2 CDCM7005

The CDCM7005 is a high-performance, low-phase noise and low-skew clock synchronizer that synchronizes a VCXO (voltage-controlled crystal oscillator) or VCO (voltage-controlled oscillator) frequency to a reference clock. The CDCM7005 is used to generate and synchronize the clock outputs to the system. The device has five outputs which can be configured to LVPECL or LVCMOS levels and can be divided down by 1, 2, 3, 4, 6, 8, and 16. The divide by 16 can be replaced with a divide by 4 or 8 with a 90 degree phase shift.

3.1.3 TRF3703

The TRF3703 is a very-low-noise direct quadrature modulator, capable of converting complex modulated signals from baseband or IF directly up to RF based on the LO frequency.

4 DAC5668/88/89 Hardware Description

The DAC5668/88/89EVM can be set up in a variety of configurations to accommodate a specific mode of operation. Before starting evaluation, the user should decide on the configuration and make the appropriate connections or changes. The demonstration board comes with the following factory-set configuration:



DAC5668/88/89 Hardware Description

- No VCXO installed. CDCM7005 in buffer mode which requires an input single-ended clock signal to SMA connector J20.
- The DAC outputs are set by default to drive the TRF3703.
- The converter is set to operate with internal reference. Jumper J5 EXTLO is installed between pins 1 and 2.
- Full-scale output current set to 20 mA through RBIAS resistor R91.

4.1 Jumper Settings

The DAC5668/88/89EVM has onboard jumpers that allow the user to modify the board configuration. Table 2 explains the functionality of the jumpers.

JUMPER	LABEL	FUNCTION	DEFAULT CONDITION	SETTING
SW1	BRD_RESET	Resets the DAC and CDCM7005 devices		
JP1	REF_CLK	Chooses internal 10-MHz ref or external ref	Internal Ref	Pin 2-3
J1	VCXO_EN	VCXO power down	Disabled	Unpopulated
JP2	VCXOB	Chooses internal VCXO or external source	External source	Pin 2-3
JP3	VCXO	Chooses internal VCXO or external source	External source	Pin 2-3
JP4	CLK1/CLKOUT	Selects between CLK1 input to DAC or CLKOUT DAC output	CLKOUT	Pin 2-3
JP5	CLK1C/LOCK	Selects between CLK1C input to DAC or LOCK indicator DAC output	LOCK	Pin 2-3
JP6	VFUSE	Factory use only. Connect to 1.8VDD for normal operation.	1.8 VDD	Pin 1-2
J5	EXTLO	Internal (GND) or external (3.3V) voltage reference	Internal Reference	Pin 1-2
	CDC_PD	Active-low power down of CDCM7005	Active CDCM7005	Pin 2-3
	RESET	DAC RESET Signal		Unpopulated
	CLKOUT_EN	Active-low enable of CLKOUT signal buffer	Enabled Buffer	Pin 1-2
	SYNC	DAC SYNC Signal	GND	Pin 1-2
	TX_ENABLE	DAC TX_ENABLE Signal	3.3V	Pin 2-3

Table 2. Jumper List

4.2 Input/Output Connectors

Table 3 lists the input and output connectors on the DAC5668/88/89EVM.

		rabio or mpar	
REFERENCE DESIGNATOR	LABEL	CONNECTOR TYPE	DESCRIPTION
J2		34-pin Header	A-bus input data to the DAC.
J3	IOUTB1	SMA	Optional IOUTB1 output.
J4	IOUTB2	SMA	DACB transformer output. Optional IOUTB2 output.
J6	RFOUT	SMA	RF output from TRF3703.
J7		34-pin Header	B-bus input data to the DAC.
J8	IOUTA1	SMA	Optional IOUTA1 output.
J9	IOUTA2	SMA	DACA transformer output. Optional IOUTA2 output.
J10/J11	+5V	Banana Plug	+5-V connection pair. Required only for RF measurements.
J12	USB_CONN	USB	USB connector for software communication.
J13/J14	+1.8V	Banana Plug	+1.8-V connection pair.
J15/J16	3.3V	Banana Plug	+3.3-V connection pair.
J17	OUTCLK2 Y3A	SMA	Optional CDCM7005 clock output.
J18	OUTCLK2 Y4A	SMA	Optional CDCM7005 clock output.

Table 3. Input and Output Connections

REFERENCE DESIGNATOR	LABEL	CONNECTOR TYPE	DESCRIPTION
J19	OUTCLK1 Y4B	SMA	Optional CDCM7005 clock output.
J20	EXT_VCXO	SMA	External main clock input.
J21	DAC CLKOUT	SMA	CLKOUT output from DAC.
J22	EXT_REF_CLK	SMA	External reference clock input.
J23	RF_LO_IN	SMA	TRF3703 LO source input.

Table 3. Input and Output Connections (continued)

4.3 USB Interface

The DAC5668/88/89EVM contains a USB connector to interface to a USB 1.1 or later compliant USB port. Programming of the CDCM7005 and DAC is accomplished through this port.

4.4 Power Management

The DAC5668/88/89EVM requires 1.8-V and 3.3-V supplies for normal operation. An additional 5-V supply is required to power up the TRF3703 for RF measurements.

4.5 Input Data

The DAC5668/88/89EVM can accept 1.8-V or 3.3-V CMOS logic levels data inputs through the 34-pin headers J2 and J7 per Table 4 and Table 5. The board provides series dampening resistors to minimize digital ringing and switching noise. The DAC logic level is selected through software.

Pin	Description	Pin	Description
1	CMOS data bit 15 (MSB)	18	GND
2	GND	19	CMOS data bit 6
3	CMOS data bit 14	20	GND
4	GND	21	CMOS data bit 5
5	CMOS data bit 13	22	GND
6	GND	23	CMOS data bit 4
7	CMOS data bit 12	24	GND
8	GND	25	CMOS data bit 3
9	CMOS data bit 11	26	GND
10	GND	27	CMOS data bit 2
11	CMOS data bit 10	28	GND
12	GND	29	CMOS data bit 1
13	CMOS data bit 9	30	GND
14	GND	31	CMOS data bit 0 (LSB)
15	CMOS data bit 8	32	GND
16	GND	33	SYNC
17	CMOS data bit 7	34	GND

Table 4. Input Data Connector J2 – Data A Bus

Table 5. Input Data Connector J7 – Data B Bus

Pin	Description	Pin	Description
1	CMOS data bit 0 (LSB)	18	GND
2	GND	19	CMOS data bit 9
3	CMOS data bit 1	20	GND
4	GND	21	CMOS data bit 10
5	CMOS data bit 2	22	GND

7

Pin	Description	Pin	Description
6	GND	23	CMOS data bit 11
7	CMOS data bit 3	24	GND
8	GND	25	CMOS data bit 12
9	CMOS data bit 4	26	GND
10	GND	27	CMOS data bit 13
11	CMOS data bit 5	28	GND
12	GND	29	CMOS data bit 14
13	CMOS data bit 6	30	GND
14	GND	31	CMOS data bit 15 (LSB)
15	CMOS data bit 7	32	GND
16	GND	33	TX_ENABLE
17	CMOS data bit 8	34	GND

 Table 5. Input Data Connector J7 – Data B Bus (continued)

4.6 Clock Configuration

The CDCM7005 requires a VCXO or external clock source to derive its output clock signals.

4.6.1 Buffer Mode

The DAC5668/88/89EVM does not come populated with a VCXO and requires an external sine wave source with a 1-Vrms, 0-V offset on SMA J20. Under this setup, the CDCM7005 operates as a buffer. To select this mode, the following changes need to be made:

- 1. JP2 and JP3 need to be set in position 2-3.
- 2. If a VCXO is installed, it is recommended to disable it by removing jumper J1.

4.6.2 PLL Mode

A VCXO can be installed in U6 to operate the CDCM7005 as a PLL. The following changes need to be made:

- 1. JP2 and JP3 need to be in the 1-2 position.
- 2. Install jumper J1.
- 3. A frequency reference (internal or external) needs to be provided.

4.6.3 DAC Clock Options

In both CDCM7005 configurations, the Y1A/Y1B outputs are used to drive the DAC5668/88/89 CLK2/CLK2C inputs. The DAC5668/88/89 can also be operated in dual-clock mode, in which case a second clock needs to be provided to the device. This clock may be single ended (CLK1) or differential (CLK1/CLK1C). The CDCM7005 Y2A/Y2B outputs may be used to provide this clock. To do this, the following changes need to be made:

- 1. If the clock is single ended, connect jumper JP4 in the 1-2 position.
- 2. If the clock is differential, connect jumpers JP4 and JP5 in the 1-2 position.

As an output, the CLK1 signal provides a clock at the data rate frequency. The data rate clock is used to drive a buffer and is accessible through SMA connector J21. This signal can be used to clock the data source to the DAC. To enable this output, the following changes need to be done to the board:

- 1. Connect jumper JP4 to position 2-3.
- 2. Jumper J5 /CLKOUT_EN must be in the 1-2 position.

If the device is not in dual-clock mode, the CLK1 pin can be configured as an output. The CLK1C pin can be configured as a PLL lock indicator. The PLL lock indicator is connected to LED D4 (JP5 must be in position 2-3). The DAC5689 does not have the internal PLL feature thus the PLL lock indicator is not functional.



4.7 Output Configuration

The DAC5668/88/89EVM has a resistor network that can be configured such that the DAC outputs are routed to the TRF3703 for an RF measurement or routed to the transformer path for a DAC measurement. The default setup on the board is for RF output.

4.7.1 DAC Outputs

To configure the DAC5668/88/89EVM to evaluate the DAC outputs, the following changes need to be done to the board:

- 1. R46, R56, R58, and R69 need to be uninstalled
- 2. R45, R55, R57, and R68 need to be installed

If the board is configured for DAC outputs, the TRF3703 modulator is not used and the 5-Vdc supply is unnecessary. The DAC outputs in this setup are in J4 and J9.

The DAC outputs can be configured to drive a doubly terminated $50-\Omega$ cable or to provide unbuffered differential outputs.

4.7.1.1 Transformer-Coupled Signal Output

The factory-set configuration of the EVM provides the user with single-ended DAC output signals at SMA connectors J4 and J9. The DAC outputs are configured to drive a doubly terminated $50-\Omega$ cable using a 4:1 impedance ratio transformer with the center tap of the transformers connected to +3.3 Vdc.

4.7.1.2 Unbuffered Differential Output

To provide unbuffered differential outputs, the EVM must be configured as follows:

- 1. Remove T1 and T2.
- 2. Install R36 (24.9 Ω), R37 (24.9 Ω), R74 (24.9 Ω), R75 (24.9 Ω), R34, R41, R42, R71, R72, and R77.

With a 20-mA, full-scale output current, this configuration provides a 0.5-Vpp output.

4.7.2 RF Output

To configure the DAC5668/88/89EVM to evaluate the RF output (default setup), the following changes need to be done to the board:

- 1. R46, R56, R58 and R69 need to be installed
- 2. R45, R55, R57, and R68 need to be uninstalled

If the board is configured for RF output, the 5-Vdc must be applied to power up the modulator. The output in this setup is in J6.


4.7.2.1 TRF3703 LO Source

The DAC5668/88/89EVM requires an external local oscillator (LO) source to drive the onboard TRF3703 modulator. This external LO input needs to be connected to the SMA connector J23. The signal level of the LO source must comply with the requirements in the TRF3703 data sheet (<u>SLWS184</u>), but typically an LO power around 0-to-3 dBm is adequate.

4.7.2.2 DAC-to-Modulator Interface

The TRF3703 quadrature modulator requires a common-mode dc voltage of approximately 3.3 V. In order to use the dc-offset adjustment capabilities of the DAC5668/88/89 for carrier suppression, it is imperative to maintain a dc path from the DAC output to the modulator input. The common-mode voltage for the modulator is maintained with a passive resistor network that is designed to provide the proper operation point for the DAC and the TRF3703 modulator.

The DAC5668/88/89EVM is configured with enough pads to provide a specific fifth-order differential passive LC filter. By default, it is only populated with a simple LC low-pass filter to attenuate the higher clock harmonics. The 3-dB corner of this filter is approximately 300 MHz.



The DAC5668/88/89EVM also includes a pi pad network on the modulator output to provide some matching or filtering, if desired. In its default state, the pad is not used and a series capacitor is used on the RF output.

4.8 Reference Operation

The DAC full-scale output current is set by applying an external resistor (R91) between the BIASJ pin of the device and ground. The full-scale output current can be adjusted from 20 mA down to 2 mA by varying this resistor. The full-scale output current, IOUTFS, is defined as follows:

$$IOUT_{FS} = 16 \times \left(\frac{V_{EXTIO}}{R91}\right)$$

(1)

where V_{EXTIO} is the voltage at pin EXTIO. This voltage is 1.2 V when using the internally provided bandgap reference voltage source. The internal reference can be disabled and overridden by an external reference by connecting a voltage source to EXTIO and connecting EXTLO to +3.3 Vdc (J5 EXTLO connected between pins 2 and 3). The specified range for external reference voltages must be observed.

5 DAC5668/88/89 EVM Software

The EVM Control Software is started by accessing the *Windows Start* \rightarrow *All Programs* \rightarrow *Texas Instruments DACs* cascading menus. The DAC5668 and the DAC5688 share the same EVM software, and the DAC5689 has a stand-alone EVM software.

The DAC EVM application allows users to:

- Configure the DAC and CDCM7005 registers.
- Save and load register settings using text files.
- Visualize the data path through the DAC.

5.1 Software Description

The software has five main settings that allow you to modify the functionality of the active panels. You can switch between these settings by selecting one of the Menu items described in Table 6.

Table 6. Software Main Settings

SETTING	FUNCTION
EVM Home	EVM and DAC serial information. EVM communication status
DAC Registers	DAC register settings (See the DAC data sheet for detailed information on each register)
CDCM7005 Registers	CDCM7005 register settings (See the CDCM7005 data sheet for detailed information on each register)
DAC Diagram	DAC data path under current register settings
Help	Displays a short description of each DAC setting

🖗 Texas Instruments DA	5688			
DAC5688 EVM Cor	ntrol		🦑 Texas Instrum	MENTS
EVM Home	DAC5688	Functionality:	full functionality	
 DAC5688 Registers CDCM7005 Registers 	0	Version:	10 10	Ē
DAC5688 Diagram		Column (x);	0	
Help		Row (y):	0	
Reset USB Port		Fabi	open	
Readback Enabled		EVM Serial Number;		
Save Settings Load Settings		Status Messages DAC5688 EVM not detected. Check your connections and press the USB R power-cycle the board.	eset button. If the program persists,	
FDAC (MHz) 0		The software will enter simulation mode		
1				>

5.1.1 General Controls

Reset USB Port:

Begins a new USB session. Click this button if a status error message occurs.

Readback Enabled/Disabled:

Enable or disables the DAC register reads. When Readback is disabled, the software enters simulation mode. If communicating with the DAC is a problem, the software enters into simulation mode automatically.

Save Settings:

Saves the DAC and CDCM7005 register configurations to a text file for future use.

Load Settings:

Loads a DAC and CDCM7005 register configuration from a text file and updates the GUI.

5.1.2 DAC5688 Specific Controls

DAC5688 EVM Co	ontrol								TEXAS I	NSTRUME	NTS	
EVM Home	DAC5688 Register C	Configuratio	n				functionali	ty fu	ll functionality	version	0	1
DAC5688 Registers	Input Digital	Clock	PLL (Dutput	Sync	Advanced	Auto-Sync	1	O Send All	O Read All)	
CDCM7005 Registers	Input Options					<i>"</i>		Reg 00	Value 00000000	Hex 0x00		
DAC5688 Diagram	Data input Format CMOS level		dual-l 2's co 3,3V	ous mplemen	t v			01 02 03 04 05 06	00001011 11100001 00000000 00000000 00100010 000000	0x0B 0xE1 0x00 0x00 0x22 0x00		
Reset USB Port	A flag source		TXEN	ABLE				05 07 08 09 0A	00000000 00000000 00000000 00000000	0x00 0x00 0x00 0x00 0x00		
Readback Disabled	MUX Options Reverse A	normal		1. 243.6.2.5	The second	ta disabled	~	0B 0C	00000000	0x00 0x00		
O Save Settings	Reverse B	normal	~	Con	stant val	ue 0		0D OE	00000000	0×00 0×00		
O Load Settings	Swap A data	disabled						0F 10 11	00100100 00000000 00000000	0x24 0x00 0x00		
FDAC (MHz) 0	Swap B data	disabled						12 13 14	00000000 00000000 00000000	0x00 0x00 0x00		
NCO IF (MHz) 0								15 16	00000000	0x00 0v15	¥	
												>

Tab Control (Input, Digital, Clock, etc.):

Switches between the different DAC registers.

Auto-Sync:

Synchronizes all the digital blocks on the DAC using the soft-sync register.

Send All:

Sends the current front panel registers to the device. This is generally only used when the EVM power has recycled, or the device has been reset and the user wants to load the displayed settings to the device.

Read All:

Reads the current registers on the DAC. This is used to verify settings on the front panel.

FDAC(MHz):

Enters the DAC frequency in MHz for NCO calculation.

NCO IF (MHz):

Desired mixing frequency in MHz when using the DAC mixer.

Update mixer:

Used to update the NCO DDS register value.



5.1.3 CDCM7005 Specific Controls

DAC5688 EVM C	ontrol										-0	TEXAS INST	RUMENTS	
EVM Home	CDCM7005 Reg	gister (Configuration	1							CDCM	7005 Operation B	uffer Mode	
DAC5688 Registers	PLL Output	Jt.	Advanced								0	🔿 Send All		
CDCM7005 Registers Y0 Output (Unused) Y3 Output (OUTCLK3)			_	Reg 00	Value 0x005FF1F0									
DAC5688 Diagram	1	~	3-state	14	YOA	1		3-state	~	Y3A	01 02 03	0×02AA82DD 0×D00000A2		
Help	LVPECL	~	3-state	v	YOB	LVCMOS	~	3-state	1	Y3B	US	0x00000027		
	Y1 Output	Y4 Output (OUTCLK2 & OUTCLK1)												
Reset USB Port	1	~	active	~	Y1A	061	~	3-state	v	Y4A				
Readback Disabled	LVPECL	×	active	*	Y1B	LVPECL	~	3-state		Y4B				
O Save Settings	Y2 Output	(DAC	5688 CLK1/C	LK1C)									
O Load Settings	1	~	3-state	~	Y2A									
U LJad Jettings	LVPECL		3-state	~	Y2B									
FDAC (MHz) 0														
NCO IF (MHz) 0														
Update Mixer														>

Tab Control (PLL, Output, Advanced):

Switches between the different CDCM7005 registers.

CDCM7005 Operation:

Select *Buffer Mode* when no VCXO is installed or the VCXO is disabled. In this case, the CDCM7005 operates as a buffer. Select *PLL Mode* when a VCXO is being used by the CDCM7005.

Send All:

Sends the current front panel registers to the device. This is generally only used when the EVM power has recycled, or the device has been reset and the user wants to load the displayed settings to the device.

6 DAC5668/88/89EVM Initial Power Up and Test

The steps described in this section show how to connect and configure the DAC5668/88/89EVM for evaluation under the default settings.

- 1. Connect the DAC5668/88/89EVM digital connector (J2 and J7) to a digital test pattern generator capable of providing 3.3-V or 1.8-V CMOS logic level inputs such as Texas Instruments TSW3100.
- 2. Use the DAC5668/88/89 EVM DAC_CLKOUT (J21) SMA connector to trigger the pattern generator. In the case of the TSW3100 pattern generator, the trigger input is CMOS CLK (J73) SMA connector.
- Connect the 1.8-V (J13/J14), 3.3-V (J15/J16) and 5-V (J10/J11) power supplies. Ensure that each supply is not drawing more than 1 A of current. Turn on the power supplies. Press SW1 to reset the board.
- Provide a single-ended, 1-Vrms, 0-V, offset sine-wave signal to the DAC5668/88/89 EXT_VCXO (J20) SMA connector. LED D3 should illuminate indicating that a signal has been detected. If not, verify that the correct signal is being provided.
- 5. Connect a 0-dBm LO signal to the RF_LO_IN (J23) SMA connector.
- 6. Connect one end of the supplied USB cable to an available USB port on the host PC. Connect the other end of the cable to J1 on the DAC5668/88/89EVM.



Bill of Materials and Schematics

- Open the EVM Software. The DAC software detects if the USB port is active and if it is capable of reading the EVM serial number. Read the Status Messages to determine if the communication is successful.
- 8. Program the CDCM7005 and DAC registers as necessary. An example configuration file example.txt is included under the installation folder: C:\Program Files\Texas Instruments\DAC5688/89\DAC5688/89 Configuration Files\
- 9. Program and run the pattern generator. If using the TSW3100, see the user's guide for more information on how to set up a digital pattern.
- 10. The DAC5668/88/89EVM RF output can be monitored using SMA connector J6 (RFOUT).

7 Bill of Materials and Schematics

This section contains the bill of materials, printed-circuit board layout, and schematics of the DAC5668/88/89EVM.

7.1 Bill of Materials

Qty	Part Reference	Value	PCB Footprint	Mfr_Name	Mfr_Part_Number	Note
42	C1 C6-C8 C14 C15 C18 C21 C24 C28 C29 C32 C52 C61-C65 C67-C75 C77-C79 C82 C87 C88 C91 C92 C98 C100-C104 C107	1μF	0402	Panasonic	ECJ-0EB1C104K	
1	C2	0.47μF	0603	Murata	GRM188R71C474KA88D	
6	C3 C55 C66 C85 C89 C113	1000pF	0402	Panasonic	ECJ-0EB1E102K	
1	C4	22µF	tant_a	Kemet	T494A226M010AS	
8	C5 C34 C42-C46 C111	1μF	0603	Panasonic	ECJ-1V41E105M	
5	C9 C10 C60 C97 C99	0.01µF	0402	Panasonic	ECJ-0EB1E103K	
12	C11 C33 C56 C57 C76 C81 C84 C90 C108 C112 C115 C126	10µF	tant_a	Kermet	T494A106M016AS	
0	C12 C13 C30 C31	4.7pF	0603	Panasonic	ECJ-1VC1H047C_DNI	DNI
0	C16 C26	2.2pF	0603	AVX	06035A2R2CAT2A_DNI	DNI
2	C17 C27	2.7pF	0603	AVX	06035A2R7CAT2A	
2	C19 C25	22pF	0402	Panasonic	ECJ-0EC1H220J	
2	C20 C80	100pF	0402	Panasonic	ECJ-0EB1E101K	
0	C22 C23	DNI	0402	Panasonic	ECJ-0EB1E103K_DNI	DNI
7	C35 C47-C51 C110	47μF	tant_b	Kemet	T494B476M010AS	
8	C36-C41 C54 C109	0.01µF	0603	Panasonic	ECJ-1VB1C103K	
3	C53 C83 C86	4.7μF	tant_a	AVX	TAJA475K020R	
1	C58	560pF	0402	Panasonic	ECJ-0EB1H561K	
1	C59	0.01µF	0603	Kemet	C0603C103K1RACTU	
1	C93	330pF	0402	Panasonic	ECJ-0EB1E331K	
2	C94 C96	3.3pF	0402	Murata	GRM1555C1H3R3CZ01D	
1	C95	0.033µF	0402	AVX	0402ZC333KAT2A	
2	C105 C106	47pF	0603	Panasonic	ECJ-1VC1H470J	
4	D1-D4	LED Green	LED_0805	Panasonic	LNJ306G5UUX	

Bill of Materials and Schematics

Qty	Part Reference	Value	PCB Footprint	Mfr_Name	Mfr_Part_Number	Note
3	D5-D7	MBRB2515L	DIODE_MBRB2515L	Semiconductor	MBRB2515LT4G	
12	FB1-FB12	68 Ω at 100MHz	1206	Panasonic	EXC-ML32A680U	
1	J1	Header_1x2_100_230L	HDR_THVT_1x2_100_M	Samtec	TSW-103-07-L-S	
2	J2 J7	TSM-117-01-S-DV-LC	SAMTEC_TSM_117_01_S_DV_ LC	Samtec	TSM-117-01-S-DV-LC	
0	J3 J8	SMA_PCB_THVT	SMA_THVT_312x312	Johnson Components	142-0701-201_DNI	DNI
2	J4 J9	SMA_PCB_THVT	SMA_THVT_312x312	Johnson Components	142-0701-201	
1	J5	HMTSW-107-07-G-T	HDR_THVT_3x7_100_M	Samtec	HMTSW-107-07-G-T	See Note
8	J6 J17-J23	SMA_END_RND	SMA_SMEL_218x247_096	Johnson Components	142-0761-801	
3	J10 J14 J16	BANANA_JACK_BLK	JACK_THVT_BANANA_250dia	Alectron	ST-351B BLK	
3	J11 J13 J15	BANANA_JACK_RED	JACK_THVT_BANANA_250dia	Alectron	ST-351A RED	
1	J12	USB_B_S_F_B_TH	CON_THRT_USB_B_F	Samtec	USB-B-S-F-B-TH	
5	JP1-JP5	HEADER_1x3_100_430L	HDR_THVT_1x3_100_M	Samtec	HMTSW-103-07-G-S240	(SHUNT 2-3)
0	JP6	HEADER_1x3_100_430L	HDR_THVT_1x3_100_M	Samtec	HMTSW-103-07-G-S240	DNI
0	L1 L10	56nH	ind_0603	Panasonic	ELJ-RE56NJF3_DNI	DNI
4	L2 L3 L8 L9	10nH	0603	Coilcraft	0603CS-10NXLU	
4	L4-L7	68nH	0603	Coilcraft	0603CS-68NXJL	
3	R1 R3 R84	1K	0402	Panasonic	ERJ-2RKF1001X	
13	R2 R27 R79 R88 R89 R96 R98-R104	22.1	0402	Panasonic	ERJ-2RKF22R1X	
0	R4	1K	0402	Panasonic	ERJ-2RKF1001X_DNI	DNI
1	R5	162	0402	Panasonic	ERJ-2RKF1620X	
7	R6 R7 R80 R81 R108 R112 R113	10K	0402	Panasonic	ERJ-2RKF1002X	
1	R8	4.75K	0402	Panasonic	ERJ-2RKF4751X	
4	R9 R15 R29 R93	750	0402	Panasonic	ERJ-2RKF7500X	
8	R10 R13 R16 R20 R30-R33	82.5	0402	Panasonic	ERJ-2RKF82R5X	
8	R11 R12 R17 R19 R23-R26	130	0402	Panasonic	ERJ-2RKF1300X	
5	R14 R18 R78 R85 R95	0	0402	Panasonic	ERJ-2GE0R00X	
3	R21 R22 R28	150	0402	Panasonic	ERJ-2RKF1500X	
0	R34 R41 R42 R46 R56 R58 R69 R71 R72 R77	0	0603	Panasonic	ERJ-3GEY0R00V_DNI	DNI
0	R35 R39 R73 R76	60.4	0603	Yageo	RC0603FR-0760R4L_DNI	DNI
11	R36 R37 R44 R74 R75 R92 R105 R107 R109-R111	100	0402	Panasonic	ERJ-2RKF1000X	
0	R38 R43 R86 R87	130	0402	Panasonic	ERJ-2RKF1300X_DNI	DNI
2	R40 R70	90.9	0603	Panasonic	ERJ-3EKF90R9V	
9	R45 R50 R51 R55 R57 R63 R64 R68 R94	0	0603	Panasonic	ERJ-3GEY0R00V	
4	R47 R53 R59 R66	115	0603	Yageo	RC0603FR-07115RL	
4	R48 R54 R60 R67	634	0603	Yageo	RC0603FR-07634RL	
4	R49 R52 R61 R65	60.4	0603	Yageo	RC0603FR-0760R4L	
1	R62	49.9	0402	Panasonic	ERJ-2RKF49R9X	



Bill of Materials and Schematics

www.ti.com

Qty	Part Reference	Value	PCB Footprint	Mfr_Name	Mfr_Part_Number	Note
0	R82	221	0603	Panasonic	ERJ-3EKF2210V_DNI	DNI
0	R83	110	0603	Panasonic	ERJ-3EKF1100V_DNI	DNI
1	R90	93.1	0402	Panasonic	ERJ-2RKF93R1X	
1	R91	953	0402	Panasonic	ERJ-2RKF9530X	
4	RN1-RN4	4816P-001-220	RNET_16_225x445_50	Bourns	4816P-001-220	
1	SW1	SW RESET	switch_reset	C&K	KT11P3JM	
2	T1 T2	ADT4-1T	TFMR_6_250x340_100_custom	Mini-Circuits	ADT4-1T	
6	TP1 TP2 TP4 TP6 TP8 TP10	Blk	TP_THVT_100_RND	Keystone Electronics Corp.	5001	
3	TP3 TP5 TP7	Testloop_Red	TP_THVT_060_RND	Keystone Electronics Corp.	5000	
1	U1	DAC5688/89	QFN_64_360x360_0p50mm_pwr pad	Texas Instruments	DAC5688/89RGC	
2	U2 U8	SN74LVC1G125DBVR	SOT_5_120x69_57	Texas Instruments	SN74LVC1G125DBVR	
0	U3	614.4MHZ	VCXO_6_CUSTOM	Toyocom	TCO-2111-491.52_DNI	DNI
1	U4	CDCM7005	QFN48	Texas Instruments	CDCM7005RGZT	
1	U5	TRF3703-33	QFN24	Texas Instruments	TRF3703-33IRGET	
1	U6	OSC-VECTRON	OSC_4_SM_460x386	VECTRON	VTD3-J0BC-10M00	
0	U7	OSC-VECTRON	XTAL_4_SM_203x132	VECTRON	VTC4_DNI	DNI
1	U9	FT245RL	ssop_28_413x220_26	FTDI Chip	FT245RL	
1	U10	SN74AHC541PW	tssop_20_260x177_26	Texas Instruments	SN74AHC541PW	
1	U11	SN74HC241PW	tssop_20_260x177_26	Texas Instruments	SN74HC241PW	
10	Z_SH-H1-Z_SH- H10	SHUNT-HEADER		Keltron	MJ-5.97-G	Shunt for header
6	X_SCREW1- X_SCREW6	SCREW PANHEAD 4-40 x 3/8		Building Fasteners	PMS 440 0038 PH	
4	X_STANDOFF1- X_STANDOFF4	STANDOFF ALUM HEX 4-40 x .500		Keystone	2203	



7.2 Printed-Circuit Board Layout

The following illustrations present the layers of the DAC5668/88/89EVM board.



Bill of Materials and Schematics

www.ti.com




Figure 6. Top Silk Screen






Figure 7. Layer 2, GND






Figure 8. Layer 3, GND




Figure 9. Layer 4, PWR






Figure 10. Layer 5






Figure 11. Layer 6, PWR






Figure 12. Layer 7, GND



Bill of Materials and Schematics





Figure 13. Bottom Silk Screen





Bill of Materials and Schematics


7.3 Schematics


The DAC5668/88/89EVM schematics appear on the following pages.

















EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 1.8 V to 5 V and the output voltage range of 0 V to 3.3 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 60°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated