# **NE58633**

**Noise reduction class-D headphone driver amplifier** Rev. 03 — 19 January 2010 **Product data sheet** 

<span id="page-0-0"></span>**1. General description**

The NE58633 is a stereo, noise reduction, class-D, Bridge-Tied Load (BTL) headphone driver amplifier. Each channel comprises a class-D BTL headphone driver amplifier, an electret microphone low noise preamplifier, feedback noise reduction circuit and a music amplifier input.

The NE58633 operates with a battery voltage of 0.9 V to 1.7 V. The chip employs an on-chip DC-to-DC boost converter and internal  $V_{ref}$  voltage reference which is filtered and output to ground for noise decoupling. It features mute control and plop and click reduction circuitry. The gain of the microphone amplifier and filter amplifier is set using external resistors. Differential architecture provides increased immunity to noise.

The NE58633 is capable of driving 800 mV<sub>rms</sub> across a 16  $\Omega$  or 32  $\Omega$  load and provides ElectroStatic Discharge (ESD) and short-circuit protection.

It is available in the 32-pin HVQFN32 (5 mm  $\times$  5 mm  $\times$  0.85 mm) package suitable for high density small-scale layouts and is an ideal choice for noise reduction headphones and educational audio aids.

## <span id="page-0-1"></span>**2. Features**

- Low current consumption of 4.4 mA
- 0.9 V to 1.7 V battery operating voltage range
- **■** 1 % THD+N at  $V_{\text{O}} = 1$  V<sub>M</sub> driving 16  $\Omega$  with a battery voltage of 1.5 V
- $\blacksquare$  10 % THD+N at 800 mV<sub>rms</sub> output voltage driving 16 Ω and 32 Ω loads with a battery voltage of 1.5 V
- Output noise voltage with noise reduction circuit typically 31 mV<sub>rms</sub> for G<sub>V(cl)</sub> = 25 dB
- On-chip mute function
- $\blacksquare$  Plop and click reduction circuitry
- Class-D BTL differential output configuration
- **Electret microphone noise reduction polarization amplifier with external gain** adjustment using resistors
- Music and filter amplifier with external gain adjustment using resistors
- DC-to-DC converter circuitry (3 V output) with 2.5 mA (typical) load current
- $\blacksquare$  Internal voltage reference pinned out for noise decoupling
- Available in HVQFN32 package



## <span id="page-1-1"></span>**3. Ordering information**



# <span id="page-1-2"></span>**4. Block diagram**

<span id="page-1-0"></span>

**Noise reduction class-D headphone driver amplifier**

## <span id="page-2-1"></span><span id="page-2-0"></span>**5. Pinning information**

### **5.1 Pinning**



### <span id="page-2-2"></span>**5.2 Pin description**



#### **Noise reduction class-D headphone driver amplifier**



# <span id="page-3-1"></span>**6. Limiting values**

#### <span id="page-3-0"></span>**Table 3. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134). Tamb = 25* °*C, unless otherwise specified.*



# <span id="page-3-2"></span>**7. Recommended operating conditions**



## <span id="page-4-1"></span>**8. Characteristics**



<span id="page-4-0"></span>[1] Music amplifier at unity gain; noise preamplifier at 25 dB gain; noise preamplifier output connected to corresponding inverting input of music amplifier; non-inverting inputs.

### **Noise reduction class-D headphone driver amplifier**



#### <span id="page-5-0"></span>**Table 6. Operating characteristics**

**Noise reduction class-D headphone driver amplifier**

<span id="page-6-1"></span><span id="page-6-0"></span>

# <span id="page-6-2"></span>**9. Typical performance curves**

<span id="page-7-0"></span>

<span id="page-8-1"></span><span id="page-8-0"></span>





## <span id="page-11-1"></span><span id="page-11-0"></span>**10. Application information**

#### **10.1 General application description**

The NE58633 is a stereo noise reduction IC with a boost converter output at 3.2 V with 2.5 mA load current. Using the on-chip boost converter, it operates from a single cell alkaline battery (0.9 V to 1.7 V). The NE58633 is optimized for low current consumption at 6 mA quiescent current for  $V_{BAT} = 1.5$  V.

Each channel is comprised of a low noise preamplifier which is driven by an electret microphone, a music amplifier and class-D, BTL headphone driver amplifier (see [Figure 1](#page-1-0)  ["Block diagram"](#page-1-0)).

The NE58633 output drivers are capable of driving 800 mV $_{\rm rms}$  across 16  $\Omega$  and 32  $\Omega$ loads. THD+N performance is 1 % at  $V<sub>O</sub> = 1 V<sub>M</sub>$  and 10 % THD+N at 800 mV<sub>rms</sub> output voltage driving 16  $\Omega$  at a battery voltage of 1.5 V.

The internal reference voltage is set for  $\frac{1}{2}$  V<sub>bst</sub> and is pinned out so it can be externally decoupled to enhance noise performance. The NE58633 differential architecture provides immunity to noise. The output noise is typically 26  $\mu V_{rms}$  for  $G_{V(cl)} = 25$  dB.

The NE58633 provides ESD and short-circuit protection. It features mute control and plop and click reduction circuitry.

As shown in the application circuit schematics ([Figure 13](#page-12-0) and [Figure 14\)](#page-13-0), the NE58633 may be used for Active Noise Reduction (ANR) in either feedforward or feedback noise-cancelling headphones and earphones in consumer and industrial applications. The gain and filter characteristics of the ANR circuit are set using external resistors and capacitors.

<span id="page-12-0"></span>

<span id="page-13-0"></span>

#### <span id="page-14-1"></span>**10.2 Power supply decoupling**

The power supply pins B\_IN, PVDDL and PVDDR are decoupled with 1  $\mu$ F capacitors directly from the pins to ground.

### <span id="page-14-2"></span>**10.3 Speaker output filtering considerations**

The ferrite beads form a low-pass filter with a shunt capacitor to reduce radio frequency > 1 MHz. Choose a ferrite bead with high-impedance at high frequencies and low-impedance at low frequencies. A typical ferrite bead is 600  $\Omega$  at 100 MHz. A shunt capacitor is added after the ferrite bead to complete the low-pass filter. The low frequency impedance is not as important as in power amplifiers because headphone speakers are stabilized with a series impedance of about 18  $\Omega$  on each output. The series resistors, R<sub>s</sub>, may be decreased to increase the power delivered to the speaker load. [Figure 7](#page-8-0) and [Figure 8](#page-8-1) show the THD+N versus P<sub>o</sub> performance for R<sub>s</sub> = 0  $\Omega$  and R<sub>s</sub> = 18  $\Omega$ .

#### **10.4 Boost converter and layout considerations**

#### <span id="page-14-4"></span><span id="page-14-3"></span>**10.4.1 Boost converter operation**

The boost converter operates in asynchronous mode as shown in [Figure 15](#page-14-0). As  $V_{BAT}$ drops, the boost converter efficiency decreases (see [Figure 3](#page-6-0) and [Figure 6\)](#page-7-0). The boost converter is capable of driving 2.65 mA external load (see [Figure 5](#page-6-1)).

If the NE58633 is operated without the boost converter, pins B\_IN, PVDDL and PVDDR may be powered directly from a 3 V power supply source such as 2 AAA alkaline batteries. The VBAT pin is not used.



- (1) Positive or negative output of the class-D driver with  $V_{BAT}$  at 1.5 V.
- (2) Pin BS ( $V_{BS} = V_{bst}$ ).

**Remark:** This is a normal pulse. It does not change with V<sub>BAT</sub> but remains at the level of the boosted voltage.

- (3) Current at pin B\_IN (Ibst(load)O) measures approximately 40 mA peak, but averaged DC current is a few milliamperes per the specification.
- <span id="page-14-0"></span>**Fig 15. Switching waveform at the BS pin**

#### <span id="page-15-0"></span>**10.4.2 Critical layout consideration and component selection**

The trace between pin BS and the switching inductor must be kept as short as possible. The VBAT side of the boost switching inductor is decoupled by use of a low Equivalent Series Resistance (ESR) 10  $\mu$ F, 6 V capacitor. A power inductor with low ESR (typically 50 mΩ) should be used. The boost inductor must be 22 μH to ensure proper operation over  $V_{BAT}$  voltage. Pin B\_IN is decoupled by use of a 1  $\mu$ F capacitor directly at the pin with 33  $\mu$ F to 47  $\mu$ F at the V<sub>bst</sub> output at the Schottky diode.

#### <span id="page-15-1"></span>**10.5 Mute**

Mute may be invoked by directly grounding the pin with a momentary switch. The MUTE pin is active LOW. The outputs are muted automatically when  $V_{BAT}$  is less than or equal to 0.9 V. The MUTE pin is decoupled to ground with a 1  $\mu$ F capacitor. The value of the MUTE decoupling capacitor may be increased to keep outputs muted longer.

#### <span id="page-15-3"></span>**10.6 Internal reference, VREF pin**

The internal reference is pinned out so it can be filtered with a capacitor to ground. The recommended value is 1 μF to 10 μF. Ensure that the biasing time constant at pin VREF does not exceed the power-on delay time or a pop-on click will heard.

#### <span id="page-15-2"></span>**10.7 Power-on delay time and pop and click performance**

Power-on delay time of typically 135 ms is imposed to allow the input biasing to power-up and stabilize. This eliminates pop-on noise for most ANR filter networks. However, specific ANR filter circuits have longer power-on delays. The MUTE decoupling may be increased to keep outputs muted longer and eliminate pop-on noise.

#### **10.8 Active Noise Reduction (ANR) concepts**

#### <span id="page-15-5"></span><span id="page-15-4"></span>**10.8.1 Basic concept**

Noise reduction headphones utilize Passive Noise Reduction (PNR) provided by the passive noise reduction of the headphone acoustical plant alone. The amount of PNR is greatest at the high frequencies and least at the low frequencies. The addition of Active Noise Reduction (ANR) greatly increases the amount of noise reduction at low frequencies. The combined effect of PNR and ANR provides noise reduction over an appreciable hearing range. [Figure 16](#page-16-0) shows the combined effect of both PNR and ANR in an over-the-ear noise-cancelling FB headphone.

<span id="page-16-0"></span>

#### **10.8.2 Feedforward circuit**

#### <span id="page-17-2"></span><span id="page-17-1"></span>**10.8.2.1 Conceptual diagram of feedforward application**

[Figure 17](#page-17-0) shows the typical feedforward application diagram in which the noise cancelling microphone samples the noise outside the acoustic plant of the headphone or earphone.



<span id="page-17-0"></span>This method produces a noise-cancelling signal that tries to replicate the noise in the acoustical plant at the loudspeaker and entrance to the ear. The replication is never exact because the microphone is located outside the headphones; the noise sampled is not a perfect replica of the noise inside the ear cup, which is altered by passing through the ear cup as well as by the internal reflections. In fact, in some cases the anti-noise may actually introduce noise inside the headphones.

The headphone loudspeaker or transducer is used to send the normal audio signal as well as the feedforward signal providing noise cancellation. The microphone detects the external noise and its output is amplified and filtered, and phase is inverted by the low noise preamplifier and music amplifier in the NE58633.

#### <span id="page-17-3"></span>**10.8.2.2 Feedforward demo board schematic**

The evaluation demo board uses a typical filter design and may not yield the optimal noise cancelling performance for a given headphone mechanical-acoustical plant.

#### **10.8.3 Feedback circuit**

#### <span id="page-18-2"></span><span id="page-18-1"></span>**10.8.3.1 Conceptual diagram of feedback application**

[Figure 18](#page-18-0) shows the typical feedback application diagram in the which the noise cancelling microphone samples the noise and music inside the acoustical plant.



<span id="page-18-0"></span>The feedback solution employs a low cost, battery operated analog Active Noise Reduction (ANR) technique. The topology uses negative feedback circuitry in which the noise reduction microphone is placed close to the ear and headphone loudspeaker. By detecting the noise with the microphone in the position closer to the ear, a noise cancelling effect with high accuracy is realized. This technique produces a noise cancelling signal that always minimizes the noise in the ear canal or entrance to the ear canal. The audio signal is analyzed with exact timing with the noise cancelling signal. The noise cancelling signal increases with increasing noise level.

The headphone loudspeaker or transducer is used to send the normal audio signal as well as the feedback signal providing noise cancellation. The microphone is placed near the loudspeaker and its output is amplified, filtered, and phase inverted by the feedback network and sent back to the loudspeaker.

The design of the feedback filter for a given headphone plant involves a trade-off between performance on one hand and stability and robustness with respect to variations of the headphone plant on the other. Traditional feedback design methods use filter elements such as, lead, lag and notch filters which are appropriately tuned to shape the audio response of the system to obtain good performance with sufficient stability margins.

Since the attenuation performance of an analog ANR headphone is defined in the design stage, it has limited applicability to work in different environments. Overall noise cancelling performance is achieved by first characterizing the passive attenuation of headphone plant and then designing the ANR circuitry to obtain the optimal overall noise reduction performance and stability. [Figure 16](#page-16-0) shows combined noise reduction results of typical over-the-ear feedback headphone. The combined noise reduction is the sum of the PNR of the plant and the active noise reduction of the feedback filter circuit.

#### <span id="page-19-0"></span>**10.8.3.2 Feedback demo board schematic**

The evaluation demo board embodies a typical filter design and may not yield the optimal noise cancelling performance for a given headphone mechanical-acoustical plant.

### <span id="page-19-1"></span>**11. Test information**



**Noise reduction class-D headphone driver amplifier**

## <span id="page-20-0"></span>**12. Package outline**



#### **Fig 20. Package outline SOT617-1 (HVQFN32)**

### <span id="page-21-0"></span>**13. Soldering of SMD packages**

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### <span id="page-21-1"></span>**13.1 Introduction to soldering**

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### <span id="page-21-2"></span>**13.2 Wave and reflow soldering**

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **•** Through-hole components
- **•** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **•** Board specifications, including the board finish, solder masks and vias
- **•** Package footprints, including solder thieves and orientation
- **•** The moisture sensitivity level of the packages
- **•** Package placement
- **•** Inspection and repair
- **•** Lead-free soldering versus SnPb soldering

#### <span id="page-21-3"></span>**13.3 Wave soldering**

Key characteristics in wave soldering are:

- **•** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **•** Solder bath specifications, including temperature and impurities

#### <span id="page-22-0"></span>**13.4 Reflow soldering**

Key characteristics in reflow soldering are:

- **•** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 21) than a SnPb process, thus reducing the process window
- **•** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **•** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

#### **Table 7. SnPb eutectic process (from J-STD-020C)**



#### **Table 8. Lead-free process (from J-STD-020C)**



Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 21.

#### **Noise reduction class-D headphone driver amplifier**



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

## <span id="page-23-0"></span>**14. Abbreviations**



# <span id="page-24-0"></span>**15. Revision history**



## <span id="page-25-0"></span>**16. Legal information**

### <span id="page-25-1"></span>**16.1 Data sheet status**



[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status<br>information is available on the Internet a

#### <span id="page-25-2"></span>**16.2 Definitions**

**Draft —** The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet —** A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### <span id="page-25-3"></span>**16.3 Disclaimers**

**General —** Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes —** NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use —** NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

#### damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications —** Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values —** Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale —** NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license —** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control —** This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### <span id="page-25-4"></span>**16.4 Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## <span id="page-25-5"></span>**17. Contact information**

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

**Noise reduction class-D headphone driver amplifier**

### <span id="page-26-0"></span>**18. Contents**

founded by

**PHILIPS** 





Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

**© NXP B.V. 2010. All rights reserved.**

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

**Date of release: 19 January 2010 Document identifier: NE58633\_3**