Features

- ♦ **Dual-Band, Triple-Mode Operation**
- ♦ **+7dBm Output Power with -34dBc ACPR (NADC Modulation)**
- ♦ **100dB Power Control Range**
- ♦ **Supply Current Drops as Output Power Is Reduced**
- ♦ **On-Chip IF VCO and IF PLL**
- ♦ **QSPI/SPI/MICROWIRE-Compatible 3-Wire Bus**
- ♦ **Digitally Controlled Operational Modes**
- ♦ **+2.7V to +5.5V Operation**
- ♦ **Single Sideband Upconverter Eliminates SAW Filters**
- ♦ **Power Control Distributed at IF and RF for Optimum Dynamic Range**

Ordering Information

*Exposed paddle

General Description

The MAX2369 is a dual-band, triple-mode complete transmitter for cellular phones. The device takes a differential I/Q baseband input and mixes it up to IF through a quadrature modulator and IF variable-gain amplifier (VGA). The signal is then routed to an external bandpass filter and upconverted to RF through an SSB mixer and RF VGA. The signal is further amplified with an on-board PA driver.

The MAX2369 is designed for dual-band operation and supports TDMA for the PCS band as well as TDMA and AMPS for the cellular band. The desired mode of operation is selected by loading data on the SPI™/ MICROWIRE™-compatible 3-wire serial bus. The MAX2369 then routes the signals to the appropriate ports depending on which band is selected. The MAX2369 includes two RF LO input ports and two PA driver ports, eliminating the need for external switching circuitry.

The MAX2369 takes advantage of the serial bus to set modes such as charge-pump current, high or low sideband injection, and IF/RF gain balancing. It is packaged in a small (7mm \times 7mm) 48-pin QFN package with exposed paddle.

Applications

Dual-Band TDMA/Amps Handsets

GAIT Handsets

Triple-Mode, Dual-Mode, or Single-Mode Mobile Phones

Satellite Phones

Wireless Data Links (WAN/LAN)

Wireless Local Area Networks (LANs)

High-Speed Data Modems

High-Speed Digital Cordless Phones

Wireless Local Loop (WLL)

Pin Configuration appears at end of data sheet. Selector Guide appears at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

MAXIM

__ Maxim Integrated Products 1

For price, delivery, and to place orders, please contact Maxim Distribution at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(**MAX2369 Test Fixture:** VCC = VBATT = +2.75V, SHDN = TXGATE = +2.0V, VGC = +2.5V, RBIAS = 16kΩ, T^A = -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C, and operating modes are defined in Table 6.)

AC ELECTRICAL CHARACTERISTICS

(MAX2369 Evaluation Kit: 50Ω system, operating modes as defined in Table 6, input voltage at I and Q = 200mV_{RMS} differential, common mode = V_{CC}/2, 300kHz quadrature CW tones, IF synthesizer locked with passive lead-lag second-order loop filter, REF =
200mVp-p at 19.44MHz, V_{CC} = SHDN = CS = TXGATE = +2.75V, V_{BAT} = +2.75V, IF output load = 4 -7 dBm, f_{LOL} = 1017.26MHz, f_{LOH} = 2061.26MHz, IFIN = 125mVRMs at 181.26MHz, IS-136 TDMA modulation, f_{RFH} = 1880MHz, f_{RFL} $= 836$ MHz, T_A = $+25$ °C, unless otherwise noted.)

AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2369 Evaluation Kit: 50Ω system, operating modes as defined in Table 6, input voltage at I and Q = 200mV_{RMS} differential, common mode = V_{CC}/2, 300kHz quadrature CW tones, IF synthesizer locked with passive lead-lag second-order loop filter, REF =
200mVp-p at 19.44MHz, V_{CC} = SHDN = CS = TXGATE = +2.75V, V_{BAT} = +2.75V, IF output load = 4 -7 dBm, f_{LOL} = 1017.26MHz, f_{LOH} = 2061.26MHz, IFIN = 125mV_{RMS} at 181.26MHz, IS-136 TDMA modulation, fRFH = 1880MHz, fRFL $= 836$ MHz, T_A = $+25$ °C, unless otherwise noted.)

Note 1: See Table 6 for register settings.

Note 2: ACPR is met over the specified V_{CM} range.

Note 3: V_{CM} must be supplied by the I/Q baseband source with ±6µA capability.

Note 4: Guaranteed by design and characterization.

Note 5: When enabled, turbolock is active during acquisition and injects boost current in addition to the normal charge-pump current. **Note 6:** Charge Pump Compliance range is 0.5V to V_{CC} - 0.5V.

Typical Operating Characteristics

(MAX2369EVKIT, $V_{CC} = +2.8V$, $V_{BAT} = 3.0V$, $T_A = +25^{\circ}C$, unless otherwise noted.)

 3: 330MHz, 1.58kΩ, 0.34pF EQUIVALENT PARALLEL R-C 1: 200MHz, 1.76kΩ, 0.26pF 2: 260MHz, 1.66kΩ, 0.31pF 4: 780MHz, 1.21kΩ, 0.43pF 5: 1GHz, 0.94kΩ, 0.47pF

VGC (V)

1.5 1.7 1.9 2.1 2.3 2.5

MAXM

-60

IF OUTPUT POWER vs. VGC INPUT AND IF DAC SETTING

POUT (dBm)

 $\boldsymbol{0}$ IF OUTPUT POWER vs. VGC INPUT

MAX2369 **MAX2369**

Typical Operating Characteristics (continued)

(MAX2369EVKIT, V_{CC} = +2.8V, V_{BAT} = 3.0V, T_A = +25°C, unless otherwise noted.)

I/Q BASEBAND FREQUENCY RESPONSE -50 0 MAX23669 toc09 -60 -0.5 -70 PHASE NOISE (dBc/Hz) PHASE NOISE (dBc/Hz) -80 -1.0 -90 ලු
<u>මු</u> -1.5 -100 -110 -2.0 -120 -130 -2.5 -140 -3.0 -150 0 20155 10 25 30 35 40 45 50 FREQUENCY (MHz)

MAX2369

10 **DESIRED** 0 -10 IMAGI -20 LO AMPLITUDE (dBm) AMPLITUDE (dBm) -30 -40 -50 -60

RFH OUTPUT SPECTRUM

MAX2369 toc12

CASCADED ACPR/ALT vs. POWER (RFL) -20 MAX2369 toc13 ACPR WITH ROOT RAISED COSINE FILTER -30 ┿┿┿┿ ACPR WITHOUT FILTER -40 ALT WITH OR WITHOUT FILTER

POWER (dBm)

CASCADED ACPR/ALT vs. POWER (RFH)

-24 -20 -16 -12 -8 -4 0 4 6

ALT WITH OR WITHOUT ROOT RAISED COSINE FILTER

POWER (dBm)

-80

-70

ACPR/ALT (dBc)

ACPR/ALT (dBc)

 -90 1500

-70 -80

Pin Description

Pin Description (continued)

MAXIM

Detailed Description

The MAX2369 complete quadrature transmitter accepts differential I/Q baseband inputs with external commonmode bias. A modulator upconverts this to IF frequency in the 120MHz to 235MHz range. A gain control voltage pin (VGC) controls the gain of both the IF and RF VGAs simultaneously to achieve best noise and linearity performance. The IF signal is brought off-chip for filtering, then fed to a single sideband upconverter followed by the RF VGA and PA driver. The RF upconverter requires an external VCO for operation. The IF PLL and operating mode can be programmed by an SPI/QSPI/ MICROWIRE-compatible 3-wire interface.

The following sections describe each block in the MAX2369 Functional Diagram.

I/Q Modulator

Differential in-phase (I) and quadrature-phase (Q) input pins are designed to be DC-coupled and biased with the baseband output from a digital-to-analog converter (DAC). I and Q inputs need a DC bias of $V_{CC}/2$ and a current-drive capability of 6µA. Common-mode voltage will work within a 1.35V to (V_{CC} - 1.25V) range. Typically, I and Q will be driven differentially with a 200mVRMS baseband signal. Optionally, I and Q may be programmed for 100mVRMS operation with the IQ_LEVEL bit in the configuration register. The IF VCO output is fed into a divide-by-two/quadrature generator block to derive quadrature components to drive the IQ modulator. The output of the modulator is fed into the VGA.

The VCO oscillates at twice the desired IF frequency. Oscillation frequency is determined by external tank components (see Applications Information). Typical phase-noise performance for the tank is shown in Typical Operating Characteristics.

IFLO Output Buffer

IFLO provides a buffered LO output when BUF_EN is 1. The IFLO output frequency is equal to the VCO frequency when BUF_DIV is 0, and half the VCO frequency when BUF_DIV is 1. The output power is -6dBm. This output is used in test mode.

The IF PLL uses a charge-pump output to drive a loop filter. The loop filter will typically be a passive secondorder lead lag filter. Outside the filter's bandwidth, phase noise will be determined by the tank components. The two components that contribute most significantly to phase noise are the inductor and varactor.

IF PLL

Complete Dual-Band Quadrature Transmitter

Use high-Q inductors and varactors to maximize equivalent parallel resistance. The ICP_MAX bit in the OPC-TRL register can be set to 1 to increase the charge pump current.

IF VGA

The IF VGA allows varying an IF output level that is controlled by the VGC voltage. The voltage range on VGC of +0.5V to +2.6V provides a gain-control range of 85dB. The IF output ports from the VGA are optimized for IF frequency from 120MHz to 235MHz. IFOUT ports support direct VCO FM modulation. The differential IF output port has an output impedance of 600 Ω when pulled up to V_{CC} through a choke.

Single Sideband Mixer

The RF transmit mixer uses a single sideband architecture to eliminate an off-chip RF filter. The mixer is followed by the RF VGA. The RF VGA is controlled by the same VGC pin as the IF VGA to provide optimum linearity and noise performance. The total power control range $is > 100dB$.

PA Driver

The MAX2369 includes two power-amplifier (PA) drivers. Each is optimized for the desired operating frequency. RFL is optimized for cellular-band operation. RFH is optimized for PCS operation. The PA drivers have open-collector outputs and require pullup inductors. The pullup inductors can act as the shunt element in a shunt series match.

Programmable Registers

The MAX2369 includes five programmable registers consisting of two divide registers, a configuration register, an operational control register, and a test register. Each register consists of 24 bits. The 4 least significant bits (LSBs) are the register's address. The 20 most significant bits (MSBs) are used for register data. All registers contain some "don't care" bits. These can be either a zero or a 1 and do not affect operation (Figure 1). Data is shifted in MSB first, followed by the 4-bit address. When \overline{CS} is low, the clock is active and data is shifted with the rising edge of the clock. When CS transitions to high, the shift register is latched into the register selected by the contents of the address bits. Power-up defaults for the five registers are shown in Table 1. The registers should be initialized according to Table 2. The dividers and control registers are programmed from the SPI/QSPI/MICROWIRE-compatible serial port.

IF VCO

The IFM register sets the main frequency divide ratio for the IF PLL. The IFR register sets the reference frequency divide ratio. The IF VCO frequency can be determined by the following:

IF VCO frequency = f_{REF} \times (IFM / IFR)

where fREF is the external reference frequency.

The operational control register (OPCTRL) controls the state of the MAX2369. See Table 3 for the function of each bit.

The configuration register (CONFIG) sets the configuration for the IF PLL and the baseband I/Q input levels

See Table 4 for a description of each bit. The test register is not needed for normal use.

Power Management

Bias control is distributed among several functional sections and can be controlled to accommodate many different power-down modes as shown in Table 5.

The shutdown control bit is of particular interest since it differs from the SHDN pin. When the shutdown control bit is active (SHDN_BIT = 0), the serial interface is left active so that the part can be turned on with the serial bus while all other functions remain shut off. In contrast,

Figure 1. Register Configuration

Table 1. Register Power-Up Default States Table 2. Register Initialization for FREF =

19.44MHz, FIF = 181.26MHz, FCOMP = 360kHz

/VI/IXI/VI

Applications Information

The MAX2369 is designed for use in dual-band, triplemode systems. It is recommended for triple-mode handsets. A typical application circuit is shown in Figure 2.

3-Wire Interface

Figure 3 shows the 3-wire interface timing diagram. The 3-wire bus is SPI/QSPI/MICROWIRE compatible.

Vcc FRAC-N PLL VCC \rightarrow V_{CC} V_{CC} V_{CC} V_{CC} PCS **OUTPUT** 48| |47| |46| |45| |44| |43| |42| |41| |40| |39| |38| |37 GND LOL LOH GND V_{CC} IFCP V_{CC} GND GND GND LOL $|$ LOH $|$ N.C. V $_{\rm CC}$ RFL REF 36HH(?) 1 RFH CELLULAR N.C. 35 2 IF PLL OUTPUT LOCK LOOP FILTER LOCK 3 N.C. 34 VCC OUTPUT Σ 4 V_{CC} N.C. 33 90 V_{CC} N.C. V_{CC} 5 32 0 TANK+ **MAXIM** 6 V_{CC} 31 MAX2369 TANK 45 -45 TXGATE TXGATE 7 30 TANK-LOGIC INPUT IFIN+ V_{CC} 8 29 /2 $\overline{1}$ IFIN-9 V_{CC} 28 BIAS **CTRL** 10 N.C. SHDN SHDN 27 LOGIC INPUT Σ /2 I-N.C. 90 11 26 I+ RBIAS 12 25 C LK D V_{CC} V_{CC} IFOUT+ IFOUT- VGC V_{CC} |IFOUT+|IFOUT-|VGC V_{CC} V_{CC} Q+| Q-13| |14| |15| |16| |17| |18| |19| |20| |21| |22| |23| |24 Vcc Vcc DAC GAIN CONTROL INPUT

Figure 2. MAX2369 Typical Application Circuit

when the $\overline{\text{SHDN}}$ pin is low it shuts down everything. In either case, PLL programming and register information is lost. To retain the register information, use standby

Table 6 shows an example of key registers for triple-

Signal Flow Control

mode $(\overline{\text{STBY}} = 0)$.

mode operation.

Table 3. Operation Control Register (OPCTRL)

BIT POWER-UP LOCATION **A**
 EXATE LOCATION **(0 = LSB)** 0 shuts down everything except serial interface, and also resets all registers to SHDN_BIT 1 0 0 9 power-up state. 0 shuts down modulator and upconverter, leaving PLL locked and registers TXSTBY 1 1 1 0 shulls down modulator and upconverter, leaving PLL locked a
active. This is the programmable equivalent to the TXGATE pin. STBY | 1 | 2 | 0 shuts down everything except registers and serial interface. 0 selects direct VCO modulation. (IF VCO is externally modulated and the I/Q MOD_TYPE 1 1 3 cosiects direct voo modulation. (if voo is externally modulation.) 10 9 8, 7, 6 5 12, 11 13 14 15 0 turns IFLO buffer off; 1 turns IFLO buffer on. UNUSED 0 0 10 5et to 0 for normal operation. UNUSED 0 | 9 | Set to 0 for normal operation. 3-bit IF gain control. Alters IF gain by approximately 2dB per LSB (0 to 14dB). Provides a means for adjusting balance between RF and IF gain for optimized linearity. IFG 100 When this register is 1, the upper sideband is selected (LO below RF). When SIDE_BAND 1 5 with this register is 1, the upper sideband is selected (LO below
this register is 0, the lower sideband is selected (LO above RF). Sets operating mode according to the following: $00 = FM$ mode 01 = Cellular digital mode; RFL is selected $10 = Not used$ 11 = PCS mode; RFH is selected MODE 01 1 keeps IF turbo-mode current active even when frequency acquisition is achieved. This mode is used when high operating IF charge-pump current is needed. ICP MAX \qquad 0 UNUSED $\begin{vmatrix} 0 & 14 & 18 \end{vmatrix}$ Set to 0 for normal operation. 4 LO_SEL | 1 | 15 | 1 selects LOL input port; 0 selects LOH port. **BIT NAME** POWER-UP BUF EN 0

Table 4. Configuration Register (CONFIG)

Electromagnetic Compliance Considerations

Two major concepts should be employed to produce a noise-free and EMC-compliant transmitter: minimize circular current-loop area to reduce H-field radiation and minimize voltage drops to reduce E-field radiation. To minimize the circular current-loop area, bypass as close to the part as possible and use the distributed capacitance of a ground plane. To minimize voltage drops, make V_{CC} traces short and wide, and make RF traces short.

The "don't care" bits in the registers should be zero in order to minimize electromagnetic radiation due to unnecessary bit banging. RC filtering can also be used to slow the clock edges on the 3-wire interface, reducing high-frequency spectral content. RC filtering also provides for transient protection against IEC802 testing by shunting high frequencies to ground, while the

series resistance attenuates the transients for error-free operation. The same applies to the override pins (SHDN, TXGATE).

When floating the override pins, bypass to ground with the capacitors as close to the part as possible.

High-frequency bypass capacitors are required close to the pins with a dedicated via to ground. The 48-pin QFN-EP package provides minimal inductance ground by using an exposed paddle under the part. Provide at least five low-inductance vias under the paddle to ground to minimize ground inductance. Use a solid ground plane wherever possible. Any cutout in the ground plane may act as slot radiator and reduce its shield effectiveness.

Keep the RF LO traces as short as possible to reduce LO radiation and susceptibility to interference.

MAX2369

MAX2369

Table 5. Power-Down Modes

MAX2369

Table 6. Register and Control Pin States for Key Operating Modes

 $X = Don't care$

MAXIM

Figure 3. 3-Wire Interface Diagram

Figure 4. Tank Port Oscillator

IF Tank Design

The IF VCO tank (TANK+, TANK-) is fully differential. The external tank components are shown in Figure 4. The frequency of oscillation is determined by the following equation:

$$
f_{\text{OSC}} = \frac{1}{2\pi \sqrt{(C_{\text{INT}} + C_{\text{CENT}} + C_{\text{VAR}} + C_{\text{PAR}}) L}}
$$

$$
C_{VAR} = \frac{C_D \times C_C}{2 (C_D + C_C)}
$$

 C_{INT} = Internal capacitance of TANK port

 C_D = Capacitance of varactor

CVAR = Equivalent variable tuning capacitance

CPAR = Parasitic capacitance due to PC board pads and traces

CCENT = External capacitor for centering oscillation frequency

 C_C = External coupling capacitor to the varactor

MAXIM

Internal to the IC, the charge pump will have a leakage of less than 10nA. This is equivalent to a 300MΩ shunt resistor. The charge-pump output must see an extremely high DC resistance of greater than 300MΩ. This will minimize charge-pump spurs at the comparison frequency. Make sure there is no solder flux under the varactor or loop filter.

Layout Issues

The MAX2369 EV kit can be used as a starting point for layout. For best performance, take into consideration power-supply issues, as well as the RF, LO, and IF layout.

Power-Supply Layout

To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at a central V_{CC} node. The V_{CC} traces branch out from this node, each going to a separate V_{CC} node in the MAX2369 circuit. At the end of each trace is a bypass capacitor with impedance to ground less than $1Ω$ at the frequency of interest. This arrangement provides local decoupling at each V_{CC} pin. Use at least one via per bypass capacitor for a low-inductance ground connection.

Matching Network Layout

The layout of a matching network can be very sensitive to parasitic circuit elements. To minimize parasitic inductance, keep all traces short and place components as close to the IC as possible. To minimize parasitic capacitance, a cutout in the ground plane (and any other planes) below the matching network components can be used.

On the high-impedance ports (e.g., IF inputs and outputs), keep traces short to minimize shunt capacitance.

Tank Layout Keep the traces coming out of the tank short to reduce series inductance and shunt capacitance. Keep the inductor pads and coupling capacitor pads small to minimize stray shunt capacitance.

MAX2369

Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.