4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current






**RoHS Compliant** 



## **Applications**

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



## Description

### Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863.
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to REACH Directive (EC) No 1907/2006
- Wide Input voltage range (4.5Vdc-14.4Vdc) on both inputs
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor. Digitally adjustable down to 0.51Vdc
- Digital interface through the PMBus<sup>™ #</sup> protocol
- Tunable Loop<sup>TM</sup> to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase inputs to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range [-40°C to 105°C(Ruggedized: -D), 85°C(Regular)]
- Ruggedized (-D) version able to withstand high levels of shock and vibration
- ANSI/UL\* 62368-1 and CAN/CSA<sup>†</sup> C22.2 No. 62368-1 Recognized, DIN VDE<sup>‡</sup> 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO\*\* 9001 and ISO 14001 certified manufacturing facilities

The 2 × 6A Digital Dual MicroDlynx<sup>TM</sup> power modules are non-isolated dc-dc converters that can deliver up to 2 × 6A of output current. These modules operate over a wide range of input voltage ( $V_{IN}$  = 4.5Vdc-14.4Vdc) and provide precisely regulated output voltages from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop<sup>TM</sup> feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

\* UL is a registered trademark of Underwriters Laboratories, Inc.

<sup>+</sup> CSA is a registered trademark of Canadian Standards Association.

<sup>‡</sup> VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

\*\* ISO is a registered trademark of the International Organization of Standards

# The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	$V_{\text{IN1}}$ and $V_{\text{IN2}}$	-0.3	15	V
Continuous					
VS+1, VS+2, SMBALERT#	All		-0.3	7	V
CLK, DATA, SYNC,	All		-0.3	3.6	V
Operating Ambient Temperature	All	TA	-40	85	°C
(see Thermal Considerations section)	-D Version	TA	-40	105	°C
Storage Temperature	All	T <sub>stg</sub>	-55	125	°C

## **Electrical Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	$V_{\text{IN1}}$ and $V_{\text{IN2}}$	4.5	_	14.4	Vdc
Maximum Input Current	All	I <sub>IN1,max &amp;</sub> I <sub>IN2,max</sub>			12	Adc
$(V_{IN}=3V \text{ to } 14.4V, I_{O}=I_{O, max})$						
Input No Load Current	V <sub>O,set</sub> = 0.6 Vdc	I <sub>IN1,No</sub> load &		40		mA
$(V_{IN} = 12Vdc, I_0 = 0, module enabled)$	V <sub>O,set</sub> = 5.5Vdc	I <sub>IN,1No load</sub> & I <sub>IN2,No load</sub>		140		mA
Input Stand-by Current (V <sub>IN</sub> = 12Vdc, module disabled)	All	I <sub>IN1,stand</sub> -by & I <sub>IN2,stand</sub> -by		14		mA
Inrush Transient	All	$I_1^2 t \& I_2^2 t$			1	A <sup>2</sup> s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V <sub>IN</sub> =4.5 to 14V, $I_0 = I_{Omax}$ ; See Test Configurations)	All	Both Inputs		25		mAp-p
Input Ripple Rejection (120Hz)	All	Both Inputs		-68		dB

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	VO1, set & VO2, set	-1.0		+1.0	% VO, set
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	Vo1, set & VO2, set	-3.0		+3.0	% VO, set
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section) *0.51V possible through PMBus command	All	VO1 & VO2	0.6*		5.5	Vdc
PMBus Adjustable Output Voltage Range	All	V <sub>01</sub> ,adj, V <sub>02</sub> ,adj	-15	0	+10	%V <sub>0,set</sub>
PMBus Output Voltage Adjustment Step Size	All	Both outputs	0.4			%V <sub>0,set</sub>
Remote Sense Range	All	Both outputs			0.5	Vdc
Output Regulation (for V₀≥ 2.5Vdc)		Both Outputs				
Line (V <sub>IN</sub> =V <sub>IN, min</sub> to V <sub>IN, max</sub> )	All	Both Outputs		—	+0.4	% V <sub>O, set</sub>
Load (Io=Io, min to Io, max)	All	Both Outputs			10	mV
Output Regulation (for Vo< 2.5Vdc)						
Line (V <sub>IN</sub> =V <sub>IN, min</sub> to V <sub>IN, max</sub> )	All	Both Outputs		_	5	mV
Load $(I_0=I_{0, min} \text{ to } I_{0, max})$	All	Both Outputs		_	10	mV
Temperature ( $T_{ref}=T_{A, min}$ to $T_{A, max}$ )	All	Both Outputs			0.4	% V <sub>O, set</sub>
Input Noise on nominal output at 25°C (VIN=VIN, nom and IO=IO, min to IO, max Cin = 2x1x4.7nF(or						
equiv.) + 2x2x22uFceramic + 2x470uFelectrolytic		Dath transfe		260		
Peak-to-Peak (Full Bandwidth)	All	Both Inputs		360		mVpk-pk
Output Ripple and Noise on nominal output at 25°C $(V_{IN}=V_{IN, nom} \text{ and } I_0=I_{O, min} \text{ to } I_{O, max} \text{ Co} = 2\times4.7 \text{nF} + 2\times47 \text{uF} \text{ per}$ output)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		_	50		mV <sub>pk-pk</sub>
RMS (5Hz to 20MHz bandwidth)	All			30		mV <sub>rms</sub>
Output Ripple and Noise on nominal output at 25°C (VIN=VIN, nom and IO=IO, min to IO, max Co = 2x4.7nF (or equiv) + 2x47uF per output) Peak-to-Peak (Full bandwidth)(Vo≤1.2Vo) Peak-to-Peak (Full bandwidth)(Vo>1.2Vo)		Both Outputs Both Outputs		30 3%Vo		mVpk-pk mVpk-pk
RMS (Full bandwidth) External Capacitance <sup>1</sup>	All	Both Outputs		30		mVrms
Without the Tunable Loop™						
ESR≥1 mΩ	All	C <sub>O, max</sub>	1×47		2×47	μF
With the Tunable Loop™						
ESR ≥ 0.15 mΩ	All	C <sub>O</sub> , max		_	1000	μF
$\text{ESR} \ge 10 \text{ m}\Omega$	All	C <sub>O, max</sub>		_	5000	μF
Output Current (in either sink or source mode)	All	l <sub>o</sub>	0		6 x 2	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I <sub>O, lim</sub>	Ť	150		% I <sub>o,max</sub>
Output Short-Circuit Current	All	I <sub>01, s/c</sub> , I <sub>01, s/c</sub>		5		Arms
-						

<sup>1</sup> External capacitors may require using the new Tunable Loop<sup>™</sup> feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop<sup>™</sup> section for details.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Efficiency	V <sub>o,set</sub> = 0.6Vdc	η 1, η 2		79.3		%
V <sub>IN</sub> = 12Vdc, T <sub>A</sub> =25°C	V <sub>O, set</sub> = 1.2Vdc	η 1, η 2		87.3		%
I <sub>O</sub> =I <sub>O, max</sub> , V <sub>O</sub> = V <sub>O,set</sub>	V <sub>o,set</sub> = 1.8Vdc	η 1, η 2		90.3		%
	V <sub>o,set</sub> = 2.5Vdc	η 1, η 2		92.1		%
	V <sub>o, set</sub> = 3.3Vdc	η 1, η 2		93.3		%
	V <sub>o,set</sub> = 5.0Vdc	η 1, η 2		94.8		%
Switching Frequency	All	f <sub>sw</sub>		500	_	kHz
Frequency Synchronization	All					
Synch Frequency (2 x f <sub>switch</sub> )				1000		kHz
Synchronization Frequency Range	All		-5%		+5%	
High-Level Input Voltage	All	VIH	2.0			V
Low-Level Input Voltage	All	VIL			0.4	V
Minimum Pulse Width, SYNC	All	tSYNC	100			ns
Maximum SYNC rise time	All	tSYNC_SH			100	ns

## **General Specifications**

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I <sub>0</sub> =0.8I <sub>0, max</sub> , $T_A$ =40°C) Telecordia Issue 3 Method I Case 3	All		87,926,219		Hours
Weight		—	4.5 (0.16)		g (oz.)

## **Feature Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
(V_IN=V_IN, min to V_IN, max; open collector or equivalent,						
Signal referenced to GND)						
Device Code with no suffix – Negative Logic (See Ordering Information) (On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	Іін1, Іін2	_	-	1	mA
Input High Voltage	All	VIH1, VIH2	2	-	V <sub>IN, max</sub>	Vdc
Logic Low (Module ON)						
Input low Current	All	IIL1, IIL2	—	—	20	μA
Input Low Voltage	All	VIL1, VIL2	-0.2	—	0.6	Vdc
Turn-On Delay and Rise Times						
$(V_{IN}=V_{IN, nom}, I_O=I_{O, max}, V_O$ to within ±1% of steady state) Case 1: On/Off input is enabled and then input power is						
applied (delay from instant at which $V_{\text{IN}}$ = $V_{\text{IN},\text{min}}$ until $V_{\text{O}}$ = 10% of Vo, set)	All	Tdelay1, Tdelay2	_	2	—	msec

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## **Feature Specifications (cont.)**

Parameter	Device	Symbol	Min	Тур	Max	Unit
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until $V_0 = 10\%$ of $V_{0, set}$ )	All	Tdelay1 <i>,</i> Tdelay2	_	800	_	µsec
Output voltage Rise time (time for V <sub>0</sub> to rise from 10% of Vo, set to 90% of Vo, set)	All	Trise1, Trise2	-	6	-	msec
Output voltage overshoot ( $T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max}$ , $I_O = I_{O, min}$ to $I_{O, max}$ ) With or without maximum external capacitance		Both Outputs			3.0	% V <sub>O, set</sub>
Over Temperature Protection (See Thermal Considerations section)	All	$T_{ref}$		120		°C
PMBus Over Temperature Warning Threshold*	All	T <sub>WARN</sub>		115		°C
Input Undervoltage Lockout						
Turn-on Threshold	All	Both Inputs			4.5	Vdc
Turn-off Threshold	All	Both Inputs			4.25	Vdc
Hysteresis	All	Both Inputs	0.15	0.2		Vdc
PMBus Adjustable Input Under Voltage Lockout Thresholds	All	Both Inputs	4		14	Vdc
Resolution of Adjustable Input Under Voltage Threshold	All	Both Inputs			250	mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{supply} \leq 5VDC$						
Overvoltage threshold for PGOOD ON	All	Both Outputs		108.33		%V <sub>O, set</sub>
Overvoltage threshold for PGOOD OFF	All	Both Outputs		112.5		%V <sub>O, set</sub>
Undervoltage threshold for PGOOD ON	All	Both Outputs		91.67		%V <sub>O, set</sub>
Undervoltage threshold for PGOOD OFF	All	Both Outputs		87.5		%V <sub>O</sub> , set
Pulldown resistance of PGOOD pin	All	Both Outputs		40	70	Ω
Sink current capability into PGOOD pin	All	Both Outputs			5	mA

\* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## **Digital Interface Specifications**


Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		Vih	2.1			V
Input Low Voltage (CLK, DATA)		VIL			0.8	V
Input high level current (CLK, DATA)		Ін	-10		10	μΑ
Input low level current (CLK, DATA)		IL	-10		10	mA
Output Low Voltage (CLK, DATA, SMBALERT#)	Ι <sub>ουτ</sub> =2mA	Vol			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V <sub>OUT</sub> =3.6V	I <sub>OH</sub>	0		10	μΑ
Pin capacitance		Co		0	1	pF
PMBus Operating frequency range	Slave Mode	Fрмв	10		400	kHz
Data hold time	Receive Mode Transmit Mode	thd:dat	0 300			ns
Data setup time		tsu:dat	250			ns
Measurement System Characteristics						L
Output current measurement range		I <sub>RNG</sub>	0		9	А
Output current measurement gain accuracy (at 25°C)		I <sub>ACC</sub>			±1	А
V <sub>OUT</sub> measurement range		V <sub>OUT(rng)</sub>	0.5		5.8	v
V <sub>OUT</sub> measurement accuracy			-2		2	%


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

### **Characteristic Curves**

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 0.6Vo and 25°C.








TIME, t (1µs/div)

Figure 3. Typical output ripple and noise ( $C_0$ = 2×4.7nF+2×47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max, ).



TIME, t (2ms/div)

Figure 5. Typical Start-up Using On/Off Voltage (Vin=12V, Io = Io1,max, Io2,max,).






Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




#### TIME, t (20µs /div)

Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12Vin, Cout=3x47uF+3x330uF, CTune=12nF, RTune= $300\Omega$ 



TIME, t (2ms/div)



4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### **Characteristic Curves**

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 1.2Vo and 25°C.






Figure 7. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 9. Typical output ripple and noise ( $C_0$ = 2×4.7nF+2×47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max ).



TIME, t (2ms/div)

Figure 1. Typical Start-up Using On/Off Voltage (VIN = 12V,  $I_0 = I_{01,max}$ ,  $I_{02,max}$ ).






Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




TIME, t (20µs /div)

Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF + 2x330uF, CTune = 2700pF & RTune =  $300\Omega$ 



TIME, t (2ms/div)



4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

### **Characteristic Curves**

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 1.8Vo and 25°C.






Figure 13. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (C<sub>0</sub>= 2×4.7nF+2×47uF ceramic, V<sub>IN</sub> = 12V, I<sub>0</sub> = I<sub>01,max</sub>, I<sub>02,max</sub>).



TIME, t (2ms/div)

Figure 17. Typical Start-up Using On/Off Voltage ( $V_{IN}$  = 12V,  $I_0$  =  $I_{01,max}$ ,  $I_{02,max}$ ).





Figure 14. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF+1x330uF, CTune = 1800pF & RTune =  $300\Omega$ 




Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### **Characteristic Curves**

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 2.5Vo and 25°C.






Figure 19. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 21. Typical output ripple and noise (C<sub>0</sub>= 2x4.7nF+2x47uF ceramic, V<sub>IN</sub> = 12V, I<sub>0</sub> = I<sub>01,max</sub>, I<sub>02,max</sub>).



TIME, t (2ms/div)

Figure 23. Typical Start-up Using On/Off Voltage (VIN = 12V, Io = Io1,max, Io2,max).




Figure 20. Derating Output Current versus Ambient Temperature and Airflow.







Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF + 1x330uF, CTune =  $1500pF \& RTune = 300\Omega$ 



TIME, t (2ms/div)

Figure 24. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

### **Characteristic Curves**

GE

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 3.3Vo and 25°C.






Figure 25. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise ( $C_0$ = 2x4.7nF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).



TIME, t (2ms/div)

Figure 29. Typical Start-up Using On/Off Voltage ( $V_{IN}$  = 12V,  $I_0$  =  $I_{01,max}$ ,  $I_{02,max}$ ).






Figure 26. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 28 Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF+1x330uF, CTune = 1200pF & RTune =  $300\Omega$ 



#### TIME, t (2ms/div)

Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### **Characteristic Curves**

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx<sup>™</sup> at 5Vo and 25°C.






Figure 31. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 33. Typical output ripple and noise ( $C_0 = 2 \times 4.7 nF + 2 \times 47 uF$  ceramic,  $V_{IN} = 12V$ ,  $I_0 = I_{01,max}$ ,  $I_{02,max}$ ).



TIME, t (2ms/div)

Figure 35. Typical Start-up Using On/Off Voltage (VIN = 12V, Io = Io1,max, Io2,max).







Figure 32. Derating Output Current versus Ambient Temperature and Airflow.









TIME, t (2ms/div)

Figure 36. Typical Start-up Using Input Voltage (VIN = 12V, I₀ = I₀1,max, I₀2,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## **Design Considerations**

### **Input Filtering**

The2 × 6A Digital Dual MicroDlynx<sup>™</sup> module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 6A of load current with  $2x22 \ \mu$ F or  $4x22 \ \mu$ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 2x22  $\mu$ F or 4x22  $\mu$ F ceramic capacitors at the input (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

### **Output Filtering**

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1  $\mu F$  ceramic and 22  $\mu F$  ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of 2 x 6A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop<sup>™</sup> feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external 4x47  $\mu$ F or 6x47  $\mu$ F ceramic capacitors at the output (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

## **Safety Considerations**

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL\* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368-1:2014/A11:2017).

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 15 A in the positive input lead.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### **Analog Feature Descriptions**

### Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.


#### Analog On/Off

The2 × 6A Digital Dual MicroDlynx<sup>™</sup> power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.


For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal(normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal(normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON


#### **Digital On/Off**


Please see the Digital Feature Descriptions section.











4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

# Figure 40. Circuit configuration for using negative On/Off logic.

### Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

### **Startup into Pre-biased Output**

The module can start into a prebiased output on either or both outputs as long as the prebias voltage is 0.5V less than the set output voltage.

### Analog Output Voltage Programming

The output voltage of each output of the module can be programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG\_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 1. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. If the module can operate at 14.4V below 1V then that is preferable over the existing upper curve. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



**Caution** – Do not connect SIG\_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG\_GND pins, each output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in  $k\Omega$ 

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

V <sub>0, set</sub> (V)	Rtrim (KΩ)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

#### Table 1

#### **Digital Output Voltage Adjustment**

Please see the Digital Feature Descriptions section.

#### **Remote Sense**

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to

# GE


## 2 × 6A Digital Dual MicroDlynx<sup>™</sup>: Non-Isolated DC-DC Power Modules

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board

#### **Analog Voltage Margining**

Output voltage margining can be implemented in the module by connecting a resistor, R<sub>margin-up</sub>, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R<sub>margin-down</sub>, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.gecriticalpower.com under the Downloads section, also calculates the values of R<sub>margin-up</sub> and R<sub>margin-down</sub> for a specific output voltage and % margin. Please consult your local GE technical representative for additional details.






Figure 43. Circuit Configuration for margining Output voltage.

#### **Digital Output Voltage Margining**

Please see the Digital Feature Descriptions section.

**Overcurrent Protection** 

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry on both outputs and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

#### **Digital Adjustable Overcurrent Warning**

#### Please see the Digital Feature Descriptions section.

#### **Overtemperature Protection**

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of  $135^{\circ}C(typ)$  is exceeded at the thermal reference point  $T_{ref}$ . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

#### **Digital Temperature Status via PMBus**

Please see the Digital Feature Descriptions section.

#### Digitally Adjustable Output Over and Under Voltage Protection

#### Please see the Digital Feature Descriptions section.

#### Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

### **Digitally Adjustable Input Undervoltage Lockout**


Please see the Digital Feature Descriptions section.

#### **Digitally Adjustable Power Good Thresholds**

#### Please see the Digital Feature Descriptions section.

#### **Synchronization**

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to SIG\_GND.



4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.


### **Tunable Loop**<sup>™</sup>


GE

The module has a feature that optimizes transient response of the module called Tunable  $Loop^{TM}$ .

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop<sup>™</sup> allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop<sup>™</sup> is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.





# Figure. 47. Circuit diagram showing connection of $R_{TUNE}$ and $C_{TUNE}$ to tune the control loop of the module.

Recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting  $R_{TUNE}$  and  $C_{TUNE}$  according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Table 2. General recommended values of of  $R_{TUNE}$  and  $C_{TUNE}$  for Vin=12V and various external ceramic capacitor combinations.

Со	2x47µF	4x47μF	6x47μF	10x47µF	20x47µF
RTUNE	300	300	300	300	300
CTUNE	220pF	1000pF	1500pF	2700pF	3900pF

Table 3. Recommended values of  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  to obtain transient deviation of 2% of Vout for a 6A step load with Vin=12V.

Vo	5V	3.3V	2.5V	1.8V	1.2V	0.6V
Co	4x47μF		•	1x330μF	3x47μF + 2x330μF Polymer	3x47μF + 3x330μF Polymer
R <sub>TUNE</sub>	300	300	300	300	300	300
C <sub>TUNE</sub>	470pF	1500pF	1500pF	1800pF	2700pF	12nF
ΔV	69mV	31mV	30mV	27mV	18mV	9mV

Note: The capacitors used in the Tunable Loop tables are 47  $\mu$ F/2 m $\Omega$  ESR ceramic and 330  $\mu$ F/9 m $\Omega$  ESR polymer capacitors.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## **Digital Feature Descriptions**

### **PMBus Interface Capability**

The 2 × 6A Digital Dual MicroDlynx<sup>™</sup> power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

#### **PMBus Data Format**

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

#### **PMBus Addressing**

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG\_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

Digit	Resistor Value (KΩ)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

The user must know which I<sup>2</sup>C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, <u>smbus.org</u>.




Figure 48. Circuit showing connection of resistors used to set the PMBus address of the module.

#### PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

Format	Unsigned Binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r	r	r	r	r	r/w
Function	PA	Х	Х	Х	Х	Х	Х	PO
Default Value	0	х	х	х	х	х	х	0

#### **PAGE Command Truth Table**

PA	P0	Logic Results
0	0	All Commands address first output
0	1	All Commands address second output
1	0	Illegal input, Ignore write
1	1	All Commands address both outputs

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

### **Operation (01h)**

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

### PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON\_OFF\_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

- 0 : Output is disabled
- 1 : Output is enabled

This module uses the lower five bits of the ON\_OFF\_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present
0	regardless of state of the analog ON/OFF pin
	Module does not power up until commanded
1	by the analog ON/OFF pin and the
	OPERATION command as programmed in bits
	[2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION
0	command
1	Module responds to the ON bit in the
1	OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e.

	ON/OFF is only controlled through the
	PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to
T	be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

### **PMBus Adjustable Soft Start Rise Time**

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON\_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

	Та	ble	5
--	----	-----	---

Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	0000001110
1.2ms	11100	0000010011
1.8ms	11100	0000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

#### **Output Voltage Adjustment Using the PMBus**

The VREF\_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a  $20k\Omega$  upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V<sub>REF</sub> shall be nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT.1} = \left[\frac{20000 + RTrim1}{RTrim1}\right] \times V_{REF}$$
$$V_{OUT.2} = \left[\frac{20000 + RTrim2}{RTrim2}\right] \times V_{REF}$$

Hence the module output voltages shall be dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

The VREF\_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9

# GE

## 2 × 6A Digital Dual MicroDlynx<sup>™</sup>: Non-Isolated DC-DC Power Modules

## 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

(decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Permissible values range from - 120mV to +60mV

When PMBus commands are used to trim or margin the output voltage, the value of  $V_{\text{REF}}$  is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF\_TRIM command over the PMBus.

The VREF\_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at -9 (decimal). The value of the offset voltage shall be given by

$$V_{REF(offsei)} = VREF \_TRIM \times 2^{-9}$$

This offset voltage shall be added to the voltage set through the divider ratio and nominal  $V_{REF}$  to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT\_TRIM, assert SMBALRT#, set the CML bit in STATUS\_BYTE and the invalid data bit in STATUS\_CML.

#### **Applications Example**

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

• The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- Vref(offset) = Vref\_Trim x 2 -9
- Vref\_Trim = Vref(offset) x 512
- V<sub>ref\_Trim</sub> = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

### **Output Voltage Margining Using the PMBus**

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP\_VREF\_MARGIN\_HIGH shall set the margin high voltage, while the command STEP\_VREF\_MARGIN\_LOW sets the margin low voltage. Both the STEP\_VREF\_MARGIN\_HIGH and STEP\_VREF\_MARGIN\_LOW commands shall use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes shall be used for the mantissa with the upper bit [7] of the high byte shall be fixed at 0. The actual margined output voltage shall be a combination of the STEP\_VREF\_MARGIN\_HIGH or STEP\_VREF\_MARGIN\_LOW and the VREF\_TRIM values as shown below. The net permissible voltage range change shall be -30% to +10% for the margin high command and -20% to 0% for the margin low command

### $V_{REF(MH)} =$

### (*STEP\_VREF\_MARGIN\_HIGH*+*VREF\_TRIM*)×2<sup>-9</sup> Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

• The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V<sub>REF(MH)</sub> = (50)/1000 = 0.05 Volts
- VREF(MH) = (Step\_Vref\_margin\_high + Vref\_trim) x 2 -9
- Assume V<sub>ref\_Trim</sub> = 0 here
- Step\_Vref\_margin\_high = VREF(MH) x 512
- Step\_V<sub>ref\_margin\_high</sub> = 0.05 x 25.6 = 26 (rounded to nearest integer

## $V_{REF(ML)} =$

$$(STEP VREF MARGIN LOW + VREF TRIM) \times 2^{-9}$$

#### **Applications Example**

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo). • The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V<sub>REF(MH)</sub> = -(33)/1000 = -0.033 Volts (- sign since we are margining down)
- VREF(ML) = (Step\_Vref\_margin\_low + Vref\_trim) x 2 -9
- Assume V<sub>ref\_Trim</sub> = 3 here (from V <sub>Ref\_Trim</sub> example earlier)
- Step\_Vref\_margin\_low = VREF(ML) x 512 Vref\_trim
- Step\_V<sub>ref\_margin\_low</sub> = -0.033 x 512 (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module shall support the margined high or low voltages using the OPERATION command. Bits [5:2] shall be used to enable margining as follows:

- 00XX : Margin Off
- 0101 : Margin Low (Act on Fault)
- 0110 : Margin Low (Act on Fault)
- 1001 : Margin High (Act on Fault)
- 1010 : Margin High (Act on Fault)

### PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT\_OC\_WARN\_LIMIT. This command uses the "Linear" data format with a two byte data word

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at -1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT\_OC\_WARN\_LIMIT can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL command.

### **Temperature Status via PMBus**

The module will provide information related to temperature of the module through the READ\_TEMPERATURE\_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

### PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT\_UNDER\_VOLTAGE(UV) and VOUT\_OVER\_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT\_OVER\_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal shall be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K $\Omega$ ) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

### PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN\_ON allows setting the input voltage turn on threshold for each output, while the

VIN\_OFF command shall set the input voltage turn off threshold. For the VIN\_ON command, possible values are 4.25V to 16V in variable steps. For the VIN\_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN\_ON and VIN\_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

#### **Measurement of Output Current and Voltage**

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

#### **Measuring Output Current Using the PMBus**

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT\_CAL\_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT\_CAL\_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ\_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ\_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11<sup>th</sup> bit fixed at 0 since only positive numbers are considered valid.

### **Measuring Output Voltage Using the PMBus**

The module provides output voltage information using the READ\_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

# GE

# 2 × 6A Digital Dual MicroDlynx<sup>™</sup>: Non-Isolated DC-DC Power Modules

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS\_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS\_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

	LOW Byle	
Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

**High Byte** 

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	Х	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	Х	0
1	Х	0
0	Х	0

STATUS\_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	Х	0
5	Х	0
4	VOUT UV Fault	0
3	Х	0
2	Х	0
1	Х	0

	0	0 X									
9	STATUS_IO	UT : Returns one byte of information r	elating to								
t	the status of the module's output voltage related faults.										

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	Х	0
5	IOUT OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS\_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_CML : Returns one byte of information relating to the
status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	Х	0
2	Х	0
1	Other Communication Fault	0
0	Х	0

MFR\_VIN\_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR\_VOUT\_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR\_SPECIFIC\_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (001001 corresponds to the UDXS0606 series of module), while bits [7:3] indicate the revision number of the module.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Low Byte												
Bit Position	Flag											
7:2	Module Name	001001										
1:0	1:0 Reserved											
	High Byte											
Bit Position	Flag											
7:3	7:3 Module Revision Number											
2:0	000											

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## **Summary of Supported PMBus Commands**

Please refer to the PMBus 1.1 specification for more details of these commands. Table 6

						le 6								
Hex Code	Command					Brief	Descript	ion					Non-Volatile Memory Storage	
Coue		Ability to co the module		control	and mo	onitor ea	ich outp	ut by us	sing only	v one ph	nysical ad	ddress of		
		Form	nat				Unsigne	d Binar	V					
		Bit Posi		7	6	5	4	3	2	1	0			
		Acce		r/w	r	r	r	r	r	r	r/w			
		Functi	ion	PA	Х	х	х	х	Х	х	PO			
		Default	0	х	х	х	х	х	х	0				
00	PAGE	PAGE Comn	mand Tru	ith Table	5							-		
		PA	PO			Lo	gic Resu	ults						
		0												
		0	1		All Con	mands	address	secon	Loutout					
		1	0				put, Ign							
			-			_								
		1	1		All Cor	mmand	s addres	s both	outputs					
		Turn Modul	urn Module on or off. Also used to margin the output voltage											
		Form	nat				Unsigne	d Binar	Ý					
		Bit Posi	ition	7	6	5	4	3	2	1	0			
		Acce		r/w	r	r/w	r/w	r/w	r/w	r	r			
		Functi		On	Х		1	rgin		Х	Х	-		
01	OPERATION	Default		0 na disabl	0	0	0	0	0	Х	Х	J		
		Bit 7: 0 Outp	Output switchi	-										
		Margin: 00XX												
			Margin L	•	,									
			) Margin L L Margin H	•										
			) Margin H											
		Configures t												
	ON_OFF_CONFIG	commands												
		Form			1	1	Unsigne	1		1	T			
02		Bit Posi		7	6	5	4	3	2	1	0	-	YES	
		Acce		r	r	r	r/w	r/w	r/w	r/w	r	-		
		Functi Default		X 0	X 0	X 0	pu 1	cmd 0	cpr 1	pol 1	cpa 0	-		
		Refer to Page		-	-	-	-	0	1	1	0	J		
		Clear any fa						eases t	ne SMBA	AI FRT#	signal if	the		
03	CLEAR_FAULTS	device has b				cen set,					Signar ii	the		
		Used to con		-						-		-		
		module who memory (EE				ches the	e value l	n the da	αια υγτθ	1110 110	n-volatii	e		
		Form			nouule		Unsigne	d Binar	v			1		
		Bit Posi		7	6	5	4	3	2	1	0	1		
		Acce		r/w	r/w	r/w	x	x	x	x	x	1		
		Functi		bit7	bit6	bit5	Х	Х	Х	Х	Х	1		
10	WRITE_PROTECT	Default	Value	0	0	0	Х	Х	Х	Х	Х	]	YES	
		Bit5: 0 – Enab						CF 077						
			oles all wri ON OFF C					IGE OPER	ATION					
		Bit 6: 0 – Enal		•										
			bles all wr				-	, PAGE a	nd					
			RATION co											
		Bit7: 0 – Enab 1 – Disab						commar	nd					
		<ol> <li>Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0)</li> </ol>												
													1	
		Stores all of	f the curi	ent sto	rable re	gister se	ettings ir	the EE	PROM n	nemorv	as the n	iew		
15	STORE_USER_ALL	Stores all of defaults on			rable re	gister se	ettings ir	n the EE	PROM n	nemory	as the n	iew		

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Hex Code	Command				Brief	Descript	tion					Non-Volatile Memory Storage
16	RESTORE_USER_ALL	Restores all of the st command should no		-	-					y (EEPRC	DM). The	
		This command helps	s the ho	st syste	m/GUI/	CLI dete	rmine k	ey capa	bilities (	of the m	odule	
		Format				Unsigne	d Binar	/				
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
19	CAPABILITY	Function	PEC	-	PD	ALRT		1	erved		_	
		Default Value	1	0	1	1	0	0	0	0		
		PEC – 1 Supported SPD -01 – max of 40										
		ALRT – 1 – SMBALEF		orted								
		The module has MC			r and Ex	ponent	set to -:	LO. Thes	e value	s cannot	: be	
		changed Bit Position	7	6	5	4	3	2	1	0	٦	
		Access	r	r	r	r r	r	r z	r	r	_	
20	VOUT_MODE	Function	1	Mode		1		Exponer		1 '		
		Default Value	0	0	0	1	0	1	1	1		
		Mode: Value fixed a	-	-	-			_ <u> </u>	· -	· -	1	
		Exponent: Value fixe	-			or linea	r mode	values i	s -9			
		Sets the value of inp	out volta	ige at w	hich the	module	e turns o	on			_	
		Format		l	inear, t	wo's cor	mpleme	nt binar	Ņ			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r	_	
		Function			Exponen				Mantiss		_	
		Default Value	1	1	1	1	0	0	0	0	_	
		Bit Position	7	6	5	4	3	2	1	0		
		Access Function	r	r/w	r/w	r/w	r/w ntissa	r/w	r/w	r/w	_	
		Default Value	0	0	0	1	0	0	0	1	-	
35	VIN_ON	Exponent -2 (dec), fi	-	U	Ŭ	-	U	Ū	U	-	1	YES
		Mantissa										
		The upper four bits	are fixe	d at O								
		The lower seven are				default	value of	9(dec).	This co	rrespon	ds to a	
		default of 4.25V. All										
		<ul> <li>4.25, in</li> <li>9.5V to 2</li> </ul>	•		•							
		<ul> <li>9.5V to 1</li> <li>13V to 1</li> </ul>				50						
		157101		cremen	0110							
		Sets the value of inp	ut volta	ige at w	hich the	module	e turns o	off			-	
		Format			inear, t		-	1	-			
		Bit Position	7	6	5	4	3	2	1	0	4	
		Access	r	r	r	r	r	r	r	r	-	
		Function	4		Exponen		0		Mantiss	1	_	
		Default Value	1 7	1 6	1 5	1 4	0	0	0	0	-	
		Bit Position Access	r	r/w	r/w	4 r/w	r/w	z r/w	r/w	r/w		
		Function		1/ 1	1/ 1		itissa	1/ 00	1/ 1	1/ W	_	
		Default Value	0	0	0	0	1	0	0	0	1	
36	VIN_OFF	Exponent -2 (dec), fi	-				. –				1	YES
		Mantissa										
		The upper four bits										
		The lower seven are	progra	mmable	e with a	default	value of	8(dec).	This co	rrespon	ds to a	
		default of 4.0V.	_									
		Allowable values are • 4.00, in		0.251/-		51/						
		<ul> <li>4.00, In</li> <li>10.25V t</li> </ul>	•		•		/					
		• 10.25V (										
		<ul> <li>13.75V t</li> </ul>	o 16.75	V in inci	rements	of 1V						

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Hex Code	Command				Brief	Descript	tion					Non-Volatile Memory Storage
		Returns the value of	f the gai	n corre	ction ter	m used	to corre	ect the r	neasure	d output	current	
		Format	the gui		Linear, t					u output	current	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r/w		
		Function			Exponen		. ·		Mantiss			
38	IOUT_CAL_GAIN	Default Value	1	0	0	0	1	0	0	V		YES
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	<i>,</i>	,	,		itissa	,	,			
		Default Value		V: V	/ariable			y calibra	ation			
		Returns the value of	f the off							utput curi	rent	
		Format	7	6	Linear, t <sup>.</sup> 5	wo's cor 4	mpleme 3	nt binar 2	ry 1	0		
		Bit Position										
		Access	r	r	r	r	r	r/w	r	r		
39	IOUT_CAL_OFFSET	Function		1	Exponen		1		Mantiss	-		YES
		Default Value	1	1	1	0	0	V	V	V		.23
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function					ntissa					
		Default Value		V: \	/ariable	based o	n factor	y calibra	ation			
		Sets the output over Format	rcurrent		evel in A Linear, t				rv			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
	IOUT_OC_FAULT_LIMIT	Function			Exponen		. ·		Mantiss			
46		Default Value	1	1	1	1	1	0	0	0		YES
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		.,	.,		ntissa	.,	.,	.,		
	Value maybe locked	Default Value	0	0	1	0	1	0	0	0		
		Determines module undervoltage (UV) f										
		Format				Unsigne	d Rippe					
		Bit Position	7	6	5	Unsigne 4	d Binar	2	1	0		
		Access	r		r/w	r/w	r/w			-		
				r	RS	r/w RS	RS	r	r	r		
47	IOUT_OC_FAULT_RESPONSE	Function	х	х	[2]	[1]	[0]	х	х	Х		YES
.,		Default Value	0	0	1	1	1	1	0	0		
		RS[2:0] – Retry Setti 000 Unit do 111 Unit go Any other v										
		Sets the output over	rcurrent	twarnin	ng level i	n A						
		Format	5.11		Linear, t		mp <u>lem</u> e	nt <u>bina</u> ı	ſV			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function			Exponen	it	•		Mantiss			
4A	IOUT_OC_WARN_LIMIT	Default Value	1	1	1	1	1	0	0	0		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		. / •	~/ VV		ntissa		1/ 1/	./ ./		
		Default Value	0	0	1	0	0	1	1	0		
	Value may be locked			0		5		1 <b>-</b>	1 -			

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Hex Code	Command				Brief	Descript	ion						Non-Volatile emory Storage
Coue		Sets the overtempe	rature	e fault lev	vel in °C								eniory storage
		Format	lature	aurrie		wo's cor	nolemei	nt binary	/				
		Bit Position	7	6	5	4	3	2	1	0			
		Access	r	r	r	r	r	r	 r	r			
		Function			Expone				Aantiss		_		
4F	OT_FAULT_LIMIT	Default Value	0	0	0	0	0	0	0	0	_		YES
		Bit Position	7	6	5	4	3	2	1	0			
		Access	r/w		r/w	r/w	r/w	r/w	r/w	r/w			
		Function				Man	tissa						
	Value may be locked	Default Value	1	0	0	0	0	1	1	1			
	value may be locked	Sets the over tempe	ratur	o warnin	a lovol in	۴C							
		Format	latui		<u> </u>	wo's cor	nnlomoi	nt hinan	,				
		Bit Position	7	6	5	4	3	2	1	0	-		
		Access	r	r	r	r	r	r	 r	r			
		Function			Expone				Aantiss	1			
51	OT WARN LIMIT	Default Value	0	0	0	0	0	0	0	0			YES
		Bit Position	7	6	5	4	3	2	1	0	_		
		Access	r/w		-	r/w	r/w	r/w	r/w	r/w	1		
		Function		.,,,	,	Man		,	,	, ,	1		
	Value may be locked	Default Value	0	1	1	1	1	1	0	1			
		Sets the rise time of	the r	utput vo	ltage du	ring start	tun				_	+	
		Supported Values –						. Value o	of 0 inst	ructs ur	nit to		
		bring its output to p											
		Format				wo's cor			/				
		Bit Position	7	6	5	4	3	2	1	0			
		Access	r	r	r	r	r	r	r	r/w			
61	TON_RISE	Function			Expone	nt		Ν	<b>N</b> antiss	a			YES TBD
		Default Value	1	1	1	0	0	0	0	0			
		Bit Position	7	6	5	4	3	2	1	0			
		Access	r/w	/ r/w	r/w	r/w	r/w	r/w	r/w	r/w			
		Function				Man	tissa						
		Default Value	0	1	1	0	0	0	0	0			
		Returns one byte of											
		Format			1	Unsigne				-			
		Bit Position	7	6	5	4	3	2	1	0			
78	STATUS_BYTE	Access	r	r	r	r	r	r	r	r	_		
					VOUT	IOUT	VIN_U			None			
		Flag	Х	OFF	_0V	OC	v v	TEMP	CML	of the			
		<b>D</b> ( 1011)		_						Above	2		
		Default Value	0	0	0	0	0	0	0	0			
		Returns two bytes o	of into	rmation	with a su	immary o				arning	conditio	15	
		Format Bit Desition		7	6	Г	1	ned Bina	1	2	1		
		Bit Position		7 r	6	5	4	3		2	1	_	
		Access		r	r	r	r	r	_	r	r		
		Flag		VOUT	IOUT/P	х	MFR	PGO	DD	х	х		
70	CTATUC MODD	Default Value		0	OUT	0	0			0	0	_	
79	STATUS_WORD	Bit Position		0 7	0 6	0	0	0		0	0	_	
								3					
		Access		r	r	r	r	r		r	r	No	
		Elog		х	OFF	VOUT_	IOUT_	O VIN_	<u>-</u>	EMP	CML	No	
		Flag		^	UFF	OV	С	VIN_			CIVIL	al	
		Default Value		0	х	0	0	0		0	0		
				-									
		Returns one byte of	infor	mation v	vith the s	tatus of	the moc	dule's ou	itput vo	oltage re	elated		
		faults					1.01				-		
		Format		7	1 1	Unsigne							
7A	STATUS_VOUT	Bit Position		7			4		2 1	0	-		
		Access	1/0	r ut ov		r v voi	r		r r	r	-		
		Flag	VO	UT_OV			JT_UV		X X	X	-		
1		Default Value	1	0	0	)	0	0	0 0	0			

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Hex Code	Command	Brief Description													Non-Volatile Memory Storage
		Returns one byte c faults	of infor	natio	n with	the stat	us of t	he m	odule	's out	out curi	rent r	elate	d	
		Format					Unsig	ned	Binary	,					
7B	STATUS_IOUT	Bit Position		7		6	011012	5	Birrary		4 3	2	1	0	
	_	Access		r		r		r			r r	r	r	r	
		Flag	IOU	_	Fault		IOUT		/arnin	-	K X	Х	Х	Х	
		Default Value		0		0		0		(	0 0	0	0	0	
		Returns one byte o	of infor	natio	n with		us of t			's tem	peratu	re rela	ated	faults	
		Bit Position		7		6	isigned	-	<u> </u>	3 2	2 1	0	_		
7D	STATUS_TEMPERATURE	Access		r		r	r			r r		r	-		
		Flag	OT	FAUL	T O	T_WAR			X )	< >		х			
		Default Value	-	0		0	C			) (		0			
		Returns one byte c faults	of infor	natio	n with	the stat	us of t	he m	odule	's com	imunica	ation	relate	ed	
		Format					Jnsign	ed Bi							
7-	CTATUS COM	Bit Position	7		6	5	4		3	2	1		0	-	
7E	STATUS_CML	Access	r		r	r	r Mom	oni	r	r	r Oth	or	r	-	
		Flag	Inva Comn		Invalio Data	-	Mem fau detec	lt	х	х	Com	m	х		
		Default Value	0		0	0	0		0	0	0		0		
		Returns one byte of information with the status of the module specific faults or warning													
		Format				Unsig	ned Bi	nary							
	STATUS_MFR_SPECIFIC	Bit Position	7	6	5	4	3	2	1		0				
		Access	r	r	r	r	r	r	r		R	_			
80		Flag	OTFI	x	х	IVADDF	кх	х	х	тwc	PH_EN				
		Default Value	0	0	0	0	0	0	0		0				
		OTFI – Internal Ter IVADDR – PMBUs a TWOPH_EN – Mod	ddress	is no	t valid		shutdo	wn t	hreshc	old					
		Returns the value of	of the c	outpu	t voltag	ge of the	e modu	ıle. I	Expone	ent is f	fixed at	-9.			
		Format		1	Line	ear, two									
		Bit Position	7	-	6	5	4	3		2	1	0	_		
		Access	r		r	r	r	r		r	r	r	-		
8B	READ_VOUT	Function Default Value	0		0	0	Mant 0	issa 0		)	0	0	-		
		Bit Position	7		6	5	4	3		2	1	0			
		Access	r		r	r	r	r		r	r	r			
		Function	L				Mant								
		Default Value	0		0	0	0	0	(	)	0	0			
		Returns the value of	of the c	outpu	t currer	nt of the	e modu	ıle							
		Format				ear, two			nent b	inary					
		Bit Position	7		6	5	4	3		2	1	0			
		Access	r		r	r	r	R		r	r	r	_		
8C		Function	1	1	1	onent	0	^		 /	antissa V	V	-		
ەر	READ_IOUT	Default Value Bit Position	1		1 6	1 5	4	0		2	v 1	0	-		
		Access	r	-	r	r	r	r		r r	r	r			
		Function		1		I	Mant			I					
		Default Value	V		V	V	V	V	١	/	V	0			
		V - Variable													

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

.

Table 6 (Continued)	Table 6	(Continued)
---------------------	---------	-------------

Hex	Command				Brief D	Descripti	ion					Non-Volatile
Code						-						Memory Storage
		Returns the value of	f the ext				-					
	Format		1	Linear, t	1		1	-	1			
	Bit Position	7	6	5	4	3	2	1	0			
	Access	r	r	r	r	R	r	r	r			
	8E READ_TEMPERATURE_2	Function			Exponen	nt			Mantiss	a		
8E		Default Value	0	0	0	0	0	V	V	V		
	Bit Position	7	6	5	4	3	2	1	0			
		Access	r	r	r	r	r	r	r	r		
		Function				Man	itissa	-	-			
		Default Value	V	V	V	V	V	V	V	0		
		V - Variable										
		Returns one byte in	dicating	tho mo	dulo is c	ompliar			oc 1 1 (r	road only	0	
		Format	uicating	theme		Unsigne		· · · ·	20. 1.1 (1	eau oni	/)	
98		Bit Position	7	6	5	4	3	2	1	0		
98	PMBUS_REVISION											
		Access	r O	r O	r O	r 1	r O	r O	r O	r 1		
		Default Value	U	U	0	1	U	U	U	1 1	l	
		Returns module nar	ne infor	mation								
		Format				Unsigne	d Binar	ý				
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function				Rese	erved	•	•			
D0	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0	0		YES
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function			Module	e Name			Rese	erved		
		Default Value	0	0	1	0	0	1	1	0		
		Applies a fixed offse	t to the	referer	nce volta	ge. Max	trim ra	nge is -2	20% to +	10% in 1	2mV	
		steps. Permissible v										
		VREF_TRIMx2 <sup>-9</sup> . Exp	onent fi	xed at -	9(dec)							
		Format			Linear, t	wo's cor	npleme	nt binar	Y			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r	r	r	r	r	r	r		
D4	VREF_TRIM	Function				Man	itissa					YES
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	itissa					
		Default Value	V	V	V	V	V	V	V	V		
		Applies a fixed offse	t to the	referer	nce volta	ige. Adju	ustment	is 0% to	o +10% i	in 2mV s	teps.	
		Permissible values r	ange be	tween	0mV and	d +60mV	. The of	fset is c	alculate	d as		
		(STEP_VREF_MARG	IN_HIGH	+ VREI	F_TRIM)	x2 <sup>-9</sup> . Exp	onent f	ixed at -	9(dec).	Net out	out	
		voltage includes VRI	EF_TRIN									
		Format			Linear, t	wo's cor	npleme	nt binar	.y			
		Bit Position	7	6	5	4	3	2	1	0		
D5	STEP_VREF_MARGIN_HIGH	Access	r	r	r	r	r	r	r	r		YES
		Function				Man	itissa					
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w		
		Function				Man	itissa					
		Default Value	V	V	V	V	V	V	V	V		

## 2 × 6A Digital Dual MicroDlynx<sup>TM</sup>: Non-Isolated DC-DC Power Modules 4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Table 6 (Continued)

Hex Code	Command					B	Brief D	escript	ion					Non-Volatile Memory Storage
		steps. Perm (STEP_VREF includes VR	pplies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV teps. Permissible values range between -120mV and 0mV) The offset is calculated as STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 <sup>-9</sup> .Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%									as		
		Form				Lin			mpleme	-		1		
		Bit Pos		7	6		5	4	3	2	1	0	_	
D6 STEP	STEP_VREF_MARGIN_LOW	Acce		r	r		r	r	r	r	r	r	-	YES
		Funct							ntissa				_	
		Default		V	V		V	V	V	V	V	V	_	
		Bit Pos		7	6		5	4	3	2	1	0	_	
		Acce		r	r		r/w	r/w	r/w	r/w	r/w	r/w	4	
		Funct							ntissa				_	
		Default		V	V		V	V	V	V	V	V		
		Single comr VOUT_OVE												
		Format						Ur	nsigned	Binary				
		Bit Position		7		6	5		4	3	2	1	0	
		Access		r		r	r		r	r	r	r/w	r/w	
		Function		x		х	x		x	х	х	PCT_ MSB	PCT_ LSB	
		Dofault	t Value	0		Х	x		х	Х	х	Х	0	
D7	PCT_VOUT_FAULT_PG_LIMIT	PAGE Comr		-		^	^		^	^	^	~	0	
				_					_					
		PCT_M	PCT_LS	UV	(%)		PGL	PG		PGH	PGH		/ (%)	
		SB	В				OW	HIG		HGH	LOW (%	6)		
							(%)	(%		(%)				
		0	0	-16	-		12.5	-8.3		12.5	8.33	16	5.67	
		0	1	-12	2.5	-8	8.33	-4.1	7	8.33	4.17	1	2.5	
		1	0	-29	.17	-20	0.83	-16.	67	8.33	4.17	1	2.5	
		1	1	-41	.67	-3	37.5	-33.	33	8.33	4.17	1	2.5	
		Used to set							a ratio c	of TON_	RISE. Val	ues can	range	
		from 0 to 7		multipl	e ot I	UN_	-		al Diam					
<b>D</b> 0	CEQUENCE TON TOFE DE M	Form Bit Doc		7	C	1	1		ed Binar	<u> </u>	1	0	-	
D8	SEQUENCE_TON_TOFF_DELAY	Bit Pos Acce		7 r/w	6 r/w	_	5 r/w	4	3 r/w	2 r/w	1 r/w	0	-	
		Funct			DN D			r	<u> </u>	OFF DE		r	-	
		Default	-	0			0	0	0			0	-	
		Default	value	U	U		U	U	U	U	U	U		

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

### **Thermal Considerations**

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.




Figure 49. Thermal Test Setup.

The thermal reference points,  $T_{ref}$  used in the specifications are also shown in Figure 50. For reliable operation the temperatures at these points should not exceed 135°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 50. Preferred airflow direction and location of hotspot of the module (Tref).

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## **Shock and Vibration**

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

#### Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

### Operating shock to 40G per Mil Std. 810F, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

### Operating vibration per Mil Std 810F, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810F, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

### Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

#### **Table 8: Endurance Vibration Qualification - All Axes**


Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## **Example Application Circuit**

## Requirements:

Vin:	12V
Vout:	1.8V
lout:	$\rm 2 \times 4.5A$ max., worst case load transient is from 3A to 4.5A
ΔVout:	1.5% of Vout (27mV) for worst case load transient
Vin, ripple	1.5% of Vin (180mV, p-p)



CI1	Decoupling cap - 4x0.1µF/16V, 0402 size ceramic capacitor
CI2	4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
CI3	470μF/16V bulk electrolytic
CO1	Decoupling cap - 2x0.1µF/16V, 0402 size ceramic capacitor
CO2	3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO3	NA
CO4	Decoupling cap - 2x0.1µF/16V, 0402 size ceramic capacitor
CO5	3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO6	NA
CTune1	1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune1	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim1	10k $\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)
CTune2	1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune2	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim2	10k $\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

<u>Note:</u> The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

TOP VIEW

## **Mechanical Outline**

Dimensions are in millimeters and (inches).


Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated]

x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.) Pin1 (VSNS1) at this corner 20,32 [.800] -A-1,05 SEE NOTE 4 [.041] 0000 4 PRODUCT CODE NAME BARCODE 11,43 [.450] DATE CODE/SER NU . . . . . Use this Black Dot for orientation

and pin numbering

**END VIEW** 

These figures are a representation of the product and not intended to show specific assembly details. They are for product dimensional information only



BOTTOM VIEW

PGOOD2

PGOOD1

27

28

13

14

VIN

ADDRO


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## **Recommended Pad Layout**

### Dimensions are in millimeters and (inches).

Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated]

x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	SIG_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1

October 28, 2020


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

## **Packaging Details**

The 12V Digital Dual MicroDlynx<sup>™</sup>2 × 6A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).

Black Dot on the label is the orientation marker for locating Pin 1 (bottom right corner)



Outside Dimensions: Inside Dimensions: Tape Width:

330.2 mm (13.00) 177.8 mm (7.00") 44.00 mm (1.732")

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

## Surface Mount Information

#### **Pick and Place**

The2 × 6A Digital Dual MicroDlynx<sup>™</sup> modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

#### **Nozzle Recommendations**

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

#### **Bottom Side / First Side Assembly**

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

#### Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect longterm reliability.

#### **Pb-free Reflow Profile**

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

#### **MSL** Rating

October 28, 2020

The2 x 6A Digital Dual MicroDlynx<sup>™</sup> modules have a MSL rating of 3

#### **Storage and Handling**

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of  $\leq$  30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

### Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

### **Ordering Information**

Please contact your GE Sales Representative for pricing, availability and optional features.

### Table 9. Device Codes

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Comcodes
UDXS0606A0X3-SRZ	4.5 – 14.4Vdc	0.51 – 5.5 Vdc	6A x 2	Negative	No	150037588
UDXS0606A0X43-SRZ	4.5 – 14.4Vdc	0.51 – 5.5 Vdc	6A x 2	Positive	No	150037589
UDXS0606A0X3-SRDZ	4.5 – 14.4Vdc	0.51 – 5.5 Vdc	6A x 2	Negative	No	150037590

### Table 10. Coding Scheme

Package Identifier	Family	Sequencing Option	Input Voltage	Output current	Output voltage	On/Off logic	Remote Sense	Options		ROHS Compliance
U	D	Х	S	0606A0	х		3	-SR	-D	Z
P=Pico U=Micro M=Mega G=Giga	D=Dlynx Digital V = DLynx Analog.	T=with EZ Sequence X=without sequencing	Special: 4.5 – 14V	2 × 6A	X = programma ble output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	D = 105C operating ambient, 40G operating shock as per MIL Std 810F	Z = ROHS6

ABB Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123167A1, US200417880A1, US2004179382A1, US2005020344, US20050223452, US2005289373A1, US2006061214, US2006015616A1, US20060174145, US20070226000, US20080072551, US20080126006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373240, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN10452610C, CN10458656C, CN10459360C, CN1045865848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685549A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1714369A2, EP1743536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

# **Contact Us**

For more information, call us at

USA/Canada:

+1 888 546 3243, or +1 972 244 9288

Asia-Pacific:

#### +86-21-53899666

Europe, Middle-East and Africa:

+49.89.878067-280

### **Go.ABB/Industrial**

GE Critical Power reserves the right to make changes to the product(s) or information contained herein without notice, and no liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

imagination at work