







TEXAS INSTRUMENTS

TPS7A4701-EP


SLVSDQ3-FEBRUARY 2017

## TPS7A4701-EP 36-V, 1-A, $4-\mu V_{RMS}$ , RF LDO Voltage Regulator

## 1 Features

- Input Voltage Range: 3 V to 36 V
- Output Voltage Noise: 4 μV<sub>RMS</sub> (10 Hz, 100 kHz)
- Power-Supply Ripple Rejection:
  - 82 dB (100 Hz)
  - ≥ 55 dB (10 Hz, 10 MHz)
- Two Output Voltage Modes:
  - ANY-OUT<sup>™</sup> Version (User-Programmable Output via PCB Layout):
    - No External Feedback Resistors or Feed-Forward Capacitors Required
    - Output Voltage Range: 1.4 V to 20.5 V
  - Adjustable Version:
    - Output Voltage Range: 1.4 V to 34 V
- Output Current: 1 A
- Dropout Voltage: 307 mV at 1 A
- CMOS Logic Level-Compatible Enable Pin
- Built-In Fixed Current Limit and Thermal Shutdown
- Available in High-Performance Thermal Package: 5-mm × 5-mm QFN
- Operating Temperature Range: -55°C to 125°C
- Supports Defense, Aerospace, and Medical Applications:
  - Controlled Baseline
  - One Assembly/Test Site
  - One Fabrication Site
  - Available in Extended (–55°C to 125°C) Temperature Range
  - Extended Product Life Cycle
  - Extended Product-Change Notification
  - Product Traceability

#### **Simplified Schematic**



Copyright  $\ensuremath{\textcircled{\sc 0}}$  2017, Texas Instruments Incorporated

## 2 Applications

- Voltage-Controlled Oscillators (VCO)
- Frequency Synthesizers
- Test and Measurement
- Instrumentation, Medical, and Audio
- RX, TX, and PA Circuitry
- Supply Rails for Operational Amplifiers, DACs, ADCs, and Other High-Precision Analog Circuitry
- Post DC-DC Converter Regulation and Ripple Filtering
- Base Stations and Telecom Infrastructure
- 12-V and 24-V Industrial Buses

## **3 Description**

The TPS7A4701-EP is a positive voltage (36 V), ultra-low-noise (4  $\mu$ V<sub>RMS</sub>) low-dropout linear regulators (LDO) capable of sourcing a 1-A load.

The TPS7A4701-EP output voltage can be configured with a user-programmable PCB layout (up to 20.5 V), or adjustable (up to 34 V) with external feedback resistors.


The TPS7A4701-EP is designed with bipolar technology primarily for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This feature makes the device ideal for powering operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry in critical applications such as medical, radio frequency (RF), and test-and-measurement.

In addition, the TPS7A4701-EP is ideal for post DC-DC converter regulation. By filtering out the output voltage ripple inherent to DC-DC switching conversions, maximum system performance is ensured in sensitive instrumentation, test-andmeasurement, audio, and RF applications.

#### Device Information<sup>(1)</sup>

| PART NUMBER  | PACKAGE   | BODY SIZE (NOM)   |
|--------------|-----------|-------------------|
| TPS7A4701-EP | VQFN (20) | 5.00 mm × 5.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Texas Instruments

www.ti.com

## **Table of Contents**

| 1 | Feat | ures                             | 1  |
|---|------|----------------------------------|----|
| 2 | Арр  | lications                        | 1  |
| 3 | Des  | cription                         | 1  |
| 4 | Rev  | ision History                    | 2  |
| 5 | Pin  | Configuration and Functions      | 3  |
| 6 | Spe  | cifications                      | 4  |
|   | 6.1  | Absolute Maximum Ratings         | 4  |
|   | 6.2  | ESD Ratings                      | 5  |
|   | 6.3  | Recommended Operating Conditions | 5  |
|   | 6.4  | Thermal Information              | 5  |
|   | 6.5  | Electrical Characteristics       | 6  |
|   | 6.6  | Typical Characteristics          | 7  |
| 7 | Deta | ailed Description                | 11 |
|   | 7.1  | Overview                         | 11 |
|   | 7.2  | Functional Block Diagram         | 11 |
|   | 7.3  | Feature Description              | 11 |
|   | 7.4  | Device Functional Modes          | 12 |
|   | 7.5  | Programming                      | 12 |
|   |      |                                  |    |


| 8  | App  | lication and Implementation                     | 15 |
|----|------|---|----|
|    | 8.1  | Application Information                         | 15 |
|    | 8.2  | Typical Application                             | 15 |
| 9  | Pow  | er Supply Recommendations                       | 19 |
|    |      | Power Dissipation (P <sub>D</sub> )             |    |
| 10 | Lay  | out   | 20 |
|    | -    | Layout Guidelines                               |    |
|    | 10.2 | Layout Example                                  | 20 |
|    | 10.3 | Thermal Protection                              | 21 |
|    | 10.4 | Estimating Junction Temperature                 | 21 |
| 11 |      | ice and Documentation Support                   |    |
|    | 11.1 |   |    |
|    | 11.2 | Receiving Notification of Documentation Updates | 22 |
|    | 11.3 | Community Resources                             | 22 |
|    | 11.4 | Trademarks                                      | 22 |
|    | 11.5 | Electrostatic Discharge Caution                 | 22 |
|    | 11.6 | -   |    |
| 12 | Mec  | hanical, Packaging, and Orderable               |    |
|    |      | rmation   | 23 |
|    |      |   |    |

## 4 Revision History

| DATE          | REVISION | NOTES            |
|---------------|----------|------------------|
| February 2017 | *        | Initial release. |



## 5 Pin Configuration and Functions



#### **Pin Functions**

| PIN  |          |  | DECODIDITION  |  |  |  |  |
|--|----------|--|---|--|--|--|--|
| NAME   | NO.      | - I/O  | DESCRIPTION   |  |  |  |  |
| 0P1V   | 12       | 1  | When connected to GND, this pin adds 0.1 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 01 1 1   | 12       | •  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| 0P2V   | 11       |  | When connected to GND, this pin adds 0.2 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 0120   | 11       | •  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| OP4V 10 10 1   |          | When connected to GND, this pin adds 0.4 V to the nominal output voltage of the regulator.   |   |  |  |  |  |
| Do not connect any voltage other than GND to this pin. If not used, leave this p |          | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating. |   |  |  |  |  |
| 0P8V   | 9        | 1  | When connected to GND, this pin adds 0.8 V to the nominal output voltage of the regulator.  |  |  |  |  |
| Do not connect any voltage othe  |          | I  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| 1P6V   | 8        | 1  | When connected to GND, this pin adds 1.6 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 11 00  |          |  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| 3P2V   | 6        | 1  | When connected to GND, this pin adds 3.2 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 3521   | 0        | 1  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| 6P4V1  | 5        | 1  | When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 01411  | 5        | I  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| 6P4V2  | 4        | 1  | When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator.  |  |  |  |  |
| 01 4 12  | 4        |  | Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.  |  |  |  |  |
| EN   | 13       | I  | Enable pin. The device is enabled when the voltage on this pin exceeds the maximum enable voltage, $V_{EN(HI)}$ . If enable is not required, tie EN to IN.  |  |  |  |  |
| GND  | 7        | —  | Ground.   |  |  |  |  |
| IN   | 15, 16   | I  | Input supply. A capacitor greater than or equal to 1 μF must be tied from this pin to ground to assure stability.<br>A 10-μF capacitor is recommended to be connected from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedances are encountered. |  |  |  |  |
| NC   | 2, 17-19 | _  | This pin can be left open or tied to any voltage between GND and IN.  |  |  |  |  |

**ISTRUMENTS** 

EXAS

#### Pin Functions (continued)

| PIN        |         | I/O | DESCRIPTION   |  |  |
|------------|---------|-----|---|--|--|
| NAME       | E NO.   |     | DESCRIPTION   |  |  |
| NR         | 14      | _   | Noise reduction pin. When a capacitor is connected from this pin to GND, RMS noise can be reduced to very low levels. A capacitor greater than or equal to 10 nF must be tied from this pin to ground to assure stability. A 1- $\mu$ F capacitor is recommended to be connected from NR to GND (as close to the device as possible) to maximize ac performance and minimize noise. |  |  |
| OUT        | 1, 20   | о   | Regulator output. A capacitor greater than or equal to 10 $\mu$ F must be tied from this pin to ground to assure stability. A 47- $\mu$ F ceramic output capacitor is highly recommended to be connected from OUT to GND (as close to the device as possible) to maximize ac performance.   |  |  |
|            |         |     | Control-loop error amplifier input.   |  |  |
| SENSE/FB 3 |         | 3 I | This is the SENSE pin if the device output voltage is programmed using ANY-OUT (no external feedback resistors). This pin must be connected to OUT. Connect this pin to the point of load to maximize accuracy.   |  |  |
|            |         |     | This is the FB pin if the device output voltage is set using external resistors. See the <i>Adjustable Operation</i> section for more details.  |  |  |
| SENSE      | 3       | I   | This is the SENSE pin of the device and must be connected to OUT. Connect this pin to the point of load to maximize accuracy.   |  |  |
| Ther       | mal Pad | —   | Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.   |  |  |

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

Over junction temperature range, unless otherwise noted<sup>(1)</sup>

|                  |                            |                         | MIN  | MAX             | UNIT |
|------------------|----------------------------|-------------------------|------|-----------------|------|
|                  |                            | IN pin to GND pin       | -0.4 | 36              | V    |
|                  | Maltana (2)                | EN pin to GND pin       | -0.4 | 36              | V    |
|                  |                            | EN pin to IN pin        | -36  | 0.4             | V    |
|                  |                            | OUT pin to GND pin      | -0.4 | 36              | V    |
|                  |                            | NR pin to GND pin       | -0.4 | 36              | V    |
|                  |                            | SENSE/FB pin to GND pin | -0.4 | 36              | V    |
|                  |                            | 0P1V pin to GND pin     | -0.4 | 36              | V    |
|                  | Voltage <sup>(2)</sup>     | 0P2V pin to GND pin     | -0.4 | 36              | V    |
|                  |                            | 0P4V pin to GND pin     | -0.4 | 36              | V    |
|                  |                            | 0P8V pin to GND pin     | -0.4 | 36              | V    |
|                  |                            | 1P6V pin to GND pin     | -0.4 | 36              | V    |
|                  |                            | 3P2V pin to GND pin     | -0.4 | 36              | V    |
|                  |                            | 6P4V1 pin to GND pin    | -0.4 | 36              | V    |
|                  |                            | 6P4V2 pin to GND pin    | -0.4 | 36              | V    |
|                  | Current                    | Peak output             | In   | ternally limite | ed   |
| TJ               | Operating virtual junction |                         | -55  | 150             | °C   |
| T <sub>stg</sub> | Storage temperature        |                         | -65  | 150             | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.



#### 6.2 ESD Ratings

|                          |                    |  | MIN   | MAX  | UNIT |
|--------------------------|--------------------|--|-------|------|------|
| V Elect                  | raatatia diaabaraa | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | -2500 | 2500 | v    |
| V <sub>(ESD)</sub> Elect | rostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | -500  | 500  | v    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over junction temperature range (unless otherwise noted)

|                 | MIN | NOM MAX         | UNIT |
|-----------------|-----|-----------------|------|
| VI              | 3.0 | 35              | V    |
| Vo              | 1.4 | 34              | V    |
| V <sub>EN</sub> | 0   | V <sub>IN</sub> | V    |
| lo              | 0   | 1               | А    |

#### 6.4 Thermal Information

|  | TPS7A4701-EP |      |
|--|--------------|------|
| THERMAL METRIC <sup>(1)</sup>                                      | RGW          | UNIT |
|  | 20 PINS      |      |
| R <sub>0JA</sub> Junction-to-ambient thermal resistance            | 32.5         | °C/W |
| R <sub>0JC(top)</sub> Junction-to-case (top) thermal resistance    | 27           | °C/W |
| R <sub>0JB</sub> Junction-to-board thermal resistance              | 11.9         | °C/W |
| VJT Junction-to-top characterization parameter                     | 0.3          | °C/W |
| VJB Junction-to-board characterization parameter                   | 11.9         | °C/W |
| R <sub>0JC(bot)</sub> Junction-to-case (bottom) thermal resistance | 1.7          | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

At  $-55^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{I} = V_{O(nom)} + 1$  V or  $V_{I} = 3$  V (whichever is greater);  $V_{EN} = V_{I}$ ;  $I_{O} = 0$  mA;  $C_{IN} = 10 \ \mu$ F;  $C_{OUT} = 10 \ \mu$ F;  $C_{NR} = 10$  nF; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.

|                           | PARAMETER                        | TEST CONDIT  | TEST CONDITIONS               |      |                  | MAX  | UNIT               |
|---------------------------|----------------------------------|--|-------------------------------|------|------------------|------|--------------------|
| VI                        | Input voltage range              |  |                               | 3    |                  | 35   | V                  |
|                           |                                  | V <sub>I</sub> rising  |                               |      | 2.67             |      |                    |
| V <sub>UVLO</sub>         | Under-voltage lockout threshold  | V <sub>I</sub> falling   |                               |      | 2.5              |      | V                  |
| V <sub>(REF)</sub>        | Reference voltage                | $V_{(REF)} = V_{(FB)}$   |                               |      | 1.4              |      | V                  |
| V <sub>UVLO(HYS)</sub>    | Under-voltage lockout hysteresis |  |                               |      | 177              |      | mV                 |
| N/                        |                                  | Using ANY-OUT option   |                               |      | V <sub>OUT</sub> |      | N/                 |
| V <sub>NR</sub>           | Noise reduction pin voltage      | Using adjustable option  |                               |      | 1.4              |      | V                  |
|                           |                                  | $V_{I} \ge V_{O(nom)} + 1 V \text{ or } 3 V$   | Using ANY-<br>OUT option      | 1.4  |                  | 20.5 |                    |
| v <sub>o</sub>            | Output voltage range             | (whichever is greater),<br>C <sub>OUT</sub> = 20 μF  | Using<br>adjustable<br>option | 1.4  |                  | 34   | V                  |
|                           | Nominal accuracy                 | $T_J = 25^{\circ}C, \ C_{OUT} = 20 \ \mu F$  |                               | -1   |                  | 1    |                    |
|                           | Overall accuracy                 | $ \begin{array}{c} V_{O(nom)} + 1 \ V \leq V_{I} \leq 35 \ V, \\ 0 \ mA \leq I_{O} \leq 1 \ A, \ C_{OUT} = 20 \end{array} $                              | μF                            | -3.5 |                  | 3.5  | %V <sub>O</sub>    |
| $\Delta V_{O(\Delta VI)}$ | Line regulation                  | $V_{O(nom)} + 1 V \le V_I \le 35 V$  |                               |      | 0.092            |      | %V <sub>O</sub>    |
| $\Delta V_{O(\Delta IO)}$ | Load regulation                  | $0 \text{ mA} \le I_0 \le 1 \text{ A}$   |                               |      | 0.3              |      | %V <sub>O</sub>    |
| M                         | D                                | $V_{I} = 95\% \ V_{O(nom)}, \ I_{O} = 0.5 \ A$   |                               |      | 216              |      |                    |
| V <sub>(DO)</sub>         | Dropout voltage                  | $V_{I} = 95\% V_{O(nom)}, I_{O} = 1 A$   |                               | 307  |                  | 450  | mV                 |
| I <sub>(CL)</sub>         | Current limit                    | $V_O = 90\% V_{O(nom)}$  |                               | 1    | 1.26             |      | А                  |
| 1                         | Ground pin current               | $I_{O} = 0 \text{ mA}$   |                               |      | 0.58             | 1    | mA                 |
| (GND)                     | Ground pin current               | $I_0 = 0 \text{ mA}$<br>$I_0 = 1 \text{ A}$  |                               |      | 6.1              |      | IIIA               |
|                           | Enable pin current               | $V_{EN} = V_I$   |                               |      | 0.78             | 2    | μA                 |
| I <sub>(EN)</sub>         |                                  | $V_{I} = V_{EN} = 35 V$  |                               |      | 0.81             | 2    | μΑ                 |
| I                         | Shutdown supply current          | V <sub>EN</sub> = 0.4 V  |                               |      | 2.55             | 8    | μA                 |
| I <sub>(SHDN)</sub>       | Shudown supply current           | $V_{EN} = 0.4 V, V_I = 35 V$   |                               |      | 3.04             | 60   | μΛ                 |
| V <sub>+EN(HI)</sub>      | Enable high-level voltage        |  |                               | 2    |                  | VI   | V                  |
| V <sub>+EN(LO)</sub>      | Enable low-level voltage         |  |                               | 0    |                  | 0.4  | V                  |
| I <sub>(FB)</sub>         | Feedback pin current             |  |                               |      | 350              |      | nA                 |
| PSRR                      | Power-supply rejection ratio     | $ \begin{array}{l} V_{I} = 16 \ V, \ V_{O(nom)} = 15 \ V, \ C_{OUT} = 50 \ \mu F, \\ I_{O} = 500 \ mA, \ C_{NR} = 1 \ \mu F, \ f = 1 \ kHz \end{array} $ |                               |      | 78               |      | dB                 |
| V <sub>n</sub>            | Output noise voltage             | $ \begin{array}{l} V_{I}=3 \; V,  V_{O(nom)}=1.4 \; V,  C_{OUT}=50 \; \mu F, \\ C_{NR}=1 \; \mu F,  BW=10 \; Hz \; to \; 100 \; kHz \end{array} $        |                               |      | 4.17             |      | μV <sub>RMS</sub>  |
| * n                       | Calpat noise voitage             |  |                               |      | 4.67             |      | ₩ <sup>v</sup> RMS |
| T <sub>sd</sub>           | Thermal shutdown temperature     | Shutdown, temperature incr   | easing                        |      | 170              |      | °C                 |
| ' SCI                     |                                  | Reset, temperature decreas   |                               | 150  |                  | °C   |                    |
| TJ                        | Operating junction temperature   |  |                               | -55  |                  | 125  | °C                 |

Texas Instruments


www.ti.com

Copyright © 2017, Texas Instruments Incorporated




#### 6.6 Typical Characteristics

At  $-55^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{I} = V_{O(nom)} + 1$  V or  $V_{I} = 3$  V (whichever is greater);  $V_{EN} = V_{I}$ ;  $I_{O} = 0$  mA;  $C_{IN} = 10 \ \mu\text{F}$ ;  $C_{OUT} = 10 \ \mu\text{F}$ ;  $C_{NR} = 1 \ \mu\text{F}$ ; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.



At -55°C  $\leq$  T<sub>J</sub>  $\leq$  125°C; V<sub>I</sub> = V<sub>O(nom)</sub> + 1 V or V<sub>I</sub> = 3 V (whichever is greater); V<sub>EN</sub> = V<sub>I</sub>; I<sub>O</sub> = 0 mA; C<sub>IN</sub> = 10 µF; C<sub>OUT</sub> = 10 µF; C<sub>NR</sub> = 1 µF; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless



## Typical Characteristics (continued)

8




www.ti.com




#### **Typical Characteristics (continued)**

At  $-55^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{I} = V_{O(nom)} + 1$  V or  $V_{I} = 3$  V (whichever is greater);  $V_{EN} = V_{I}$ ;  $I_{O} = 0$  mA;  $C_{IN} = 10 \ \mu\text{F}$ ;  $C_{OUT} = 10 \ \mu\text{F}$ ;  $C_{NR} = 1 \ \mu\text{F}$ ; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.



# At -55°C $\leq T_J \leq 125$ °C; V<sub>I</sub> = V<sub>O(nom)</sub> + 1 V or V<sub>I</sub> = 3 V (whichever is greater); V<sub>EN</sub> = V<sub>I</sub>; I<sub>O</sub> = 0 mA; C<sub>IN</sub> = 10 µF; C<sub>OUT</sub> = 10 µF; C<sub>NR</sub> = 1 µF; SENSE/FB tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless

Typical Characteristics (continued)








#### 7 Detailed Description

#### 7.1 Overview

The TPS7A4701-EP is a positive voltage (36 V), ultra-low-noise (4  $\mu$ V<sub>RMS</sub>) LDOs capable of sourcing a 1-A load. The TPS7A4701-EP is designed with bipolar technology primarily for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This feature makes the device ideal for powering operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit (I<sub>CL</sub>)

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate at a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls while load impedance decreases. Note also that when a current limit occurs while the resulting output voltage is low, excessive power is dissipated across the LDO, which results in a thermal shutdown of the output.

#### 7.3.2 Enable (EN) And Under-Voltage Lockout (UVLO)

The TPS7A4701-EP only turns on when both EN and UVLO are above the respective voltage thresholds. The UVLO circuit monitors input voltage ( $V_I$ ) to prevent device turnon before  $V_I$  rises above the lockout voltage. The UVLO circuit also causes a shutdown when  $V_I$  falls below lockout. The EN signal allows independent logic-level turnon and shutdown of the LDO when the input voltage is present. EN can be connected directly to  $V_I$  if independent turnon is not needed.

(1)

(2)

#### Feature Description (continued)

#### 7.3.3 Soft-Start and Inrush Current

*Soft-start* refers to the ramp-up characteristic of the output voltage during LDO turnon after EN and UVLO have achieved threshold voltage. The noise reduction capacitor serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turnon.

*Inrush current* is defined as the current through the LDO from IN to OUT during the time of the turnon ramp up. Inrush current then consists primarily of the sum of load and charge current to the output capacitor. Inrush current can be estimated by Equation 1:

$$I_{OUT(t)} = \left(\frac{C_{OUT} \times dV_{OUT}(t)}{dt}\right) + \left(\frac{V_{OUT}(t)}{R_{LOAD}}\right)$$

where:

- V<sub>OUT</sub>(t) is the instantaneous output voltage of the turnon ramp,
- $dV_{OUT}(t)/dt$  is the slope of the V<sub>O</sub> ramp, and
- R<sub>LOAD</sub> is the resistive load impedance

#### 7.4 Device Functional Modes

The TPS7A4701-EP has the following functional modes:

- 1. **Enabled:** When EN goes above  $V_{+EN(HI)}$ , the device is enabled.
- 2. **Disabled:** When EN goes below  $V_{+EN(LO)}$ , the device is disabled. During this time, OUT is high impedance, and the current into IN does not exceed  $I_{(SHDN)}$ .

#### 7.5 Programming

#### 7.5.1 ANY-OUT Programmable Output Voltage

TPS7A4701-EP can be used in ANY-OUT mode. For ANY-OUT operation, the device does not use external resistors to set the output voltage, but uses device pins 4, 5, 6, 8, 9, 10, 11, and 12 to program the regulated output voltage. Each pin is either connected to ground (active) or is left open (floating). The ANY-OUT programming is set by Equation 2 as the sum of the internal reference voltage ( $V_{(REF)} = 1.4$  V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 100 mV (pin 12), 200 mV (pin 11), 400 mV (pin 10), 800 mV (pin 9), 1.6 V (pin 8), 3.2 V (pin 6), 6.4 V (pin 5), or 6.4 V (pin 4). Table 1 summarizes these voltage values associated with each active pin setting for reference. By leaving all program pins open, or floating, the output is thereby programmed to the minimum possible output voltage equal to V<sub>(REF)</sub>.

 $V_{OUT} = V_{REF} + (\Sigma ANY-OUT Pins to Ground)$ 

**ANY-OUT PROGRAM PINS (Active Low)** ADDITIVE OUTPUT VOLTAGE LEVEL Pin 4 (6P4V2) 6.4 V Pin 5 (6P4V1) 6.4 V Pin 6 (3P2) 3.2 V Pin 8 (1P6) 1.6 V Pin 9 (0P8) 800 mV Pin 10 (0P4) 400 mV Pin 11 (0P2) 200 mV Pin 12 (0P1) 100 mV

#### Table 1. ANY-OUT Programmable Output Voltage




Table 2 shows a list of the most common output voltages and the corresponding pin settings. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 1.4 V to 20.5 V in 100-mV steps.

|                    |                |                | PIN            | NAMES AND      | OLTAGE PER    | PIN           |                |                |
|--------------------|----------------|----------------|----------------|----------------|---------------|---------------|----------------|----------------|
| V <sub>0</sub> (V) | 0P1V<br>100 mV | 0P2V<br>200 mV | 0P4V<br>400 mV | 0P8V<br>800 mV | 1P6V<br>1.6 V | 3P2V<br>3.2 V | 6P4V1<br>6.4 V | 6P4V2<br>6.4 V |
| 1.4                | Open           | Open           | Open           | Open           | Open          | Open          | Open           | Open           |
| 1.5                | GND            | Open           | Open           | Open           | Open          | Open          | Open           | Open           |
| 1.8                | Open           | Open           | GND            | Open           | Open          | Open          | Open           | Open           |
| 2.5                | GND            | GND            | Open           | GND            | Open          | Open          | Open           | Open           |
| 3                  | Open           | Open           | Open           | Open           | GND           | Open          | Open           | Open           |
| 3.3                | GND            | GND            | Open           | Open           | GND           | Open          | Open           | Open           |
| 4.5                | GND            | GND            | GND            | GND            | GND           | Open          | Open           | Open           |
| 5                  | Open           | Open           | GND            | Open           | Open          | GND           | Open           | Open           |
| 10                 | Open           | GND            | GND            | Open           | GND           | Open          | GND            | Open           |
| 12                 | Open           | GND            | Open           | GND            | Open          | GND           | GND            | Open           |
| 15                 | Open           | Open           | Open           | GND            | Open          | Open          | GND            | GND            |
| 18                 | Open           | GND            | GND            | Open           | Open          | GND           | GND            | GND            |
| 20.5               | GND            | GND            | GND            | GND            | GND           | GND           | GND            | GND            |

#### Table 2. Common Output Voltages and Corresponding Pin Settings

#### 7.5.2 Adjustable Operation

The TPS7A4701-EP has an output voltage range of 1.4 V to 34 V. For adjustable operation, set the nominal output voltage of the device using two external resistors, as shown in Figure 23.



Copyright © 2017, Texas Instruments Incorporated

Figure 23. Adjustable Operation for Maximum AC Performance

 $R_1$  and  $R_2$  can be calculated for any output voltage within the operational range. The current through feedback resistor  $R_2$  must be at least 5  $\mu$ A to ensure stability. Additionally, the current into the FB pin ( $I_{(FB)}$ , typically 350 nA) creates an additional output voltage offset that depends on the resistance of  $R_1$ . For high-accuracy applications, select  $R_2$  such that the current through  $R_2$  is at least 35  $\mu$ A to minimize any effects of  $I_{(FB)}$  variation on the output voltage; 10 k $\Omega$  is recommended.  $R_1$  can be calculated using Equation 3.

$$R_1 = \frac{V_{OUT} - V_{REF}}{I_{FB} + \frac{V_{REF}}{R_2}}$$

where

(3)

Use 0.1% tolerance resistors to minimize the effects of resistor inaccuracy on the output voltage.

**TPS7A4701-EP** 

|                  | 00                          | •                                 |                |
|------------------|-----------------------------|-----------------------------------|----------------|
| V <sub>OUT</sub> | R <sub>1</sub> , Calculated | R <sub>1</sub> , Closest 1% Value | R <sub>2</sub> |
| 1.4 V            | 0 Ω                         | 0 Ω                               | ∞              |
| 1.8 V            | 2.782 kΩ                    | 2.8 kΩ                            | 9.76 kΩ        |
| 3.3 V            | 13.213 kΩ                   | 13.3 kΩ                           | 9.76 kΩ        |
| 5 V              | 25.650 kΩ                   | 25.5 kΩ                           | 10 kΩ          |
| 12 V             | 77.032 kΩ                   | 76.8 kΩ                           | 10.2 kΩ        |
| 15 V             | 101.733 kΩ                  | 102 kΩ                            | 10.5 kΩ        |
| 18 V             | 118.276 kΩ                  | 118 kΩ                            | 10 kΩ          |
| 24 V             | 164.238 kΩ                  | 165 kΩ                            | 10.2 kΩ        |

## Table 3. Suggested Resistors for Common Voltage Rails

To achieve higher nominal accuracy, two resistors can be used in the place of  $R_1$ . Select the two resistor values such that the sum results in a value as close as possible to the calculated  $R_1$  value.

There are several alternative ways to set the output voltage. The program pins can be pulled low using external general-purpose input/output pins (GPIOs), or can be hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. The TPS7A4701 evaluation module (EVM), available for purchase from the TI eStore, allows the output voltage to be programmed using jumpers.

www.ti.com



#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS7A740x is a high-voltage, low-noise, 1-A LDO. Low-noise performance makes this LDO ideal for providing rail voltages to noise-sensitive loads, such as PLLs, oscillators, and high-speed ADCs.

#### 8.2 Typical Application

Output voltage is set by grounding the appropriate control pins, as shown in Figure 24. When grounded, all control pins add a specific voltage on top of the internal reference voltage ( $V_{(REF)} = 1.4$  V). For example, when grounding pins 0P1V, 0P2V, and 1P6V, the voltage values 0.1 V, 0.2 V, and 1.6 V are added to the 1.4-V internal reference voltage for  $V_{O(nom)}$  equal to 3.3 V, as described in the *Programming* section.




Figure 24. Typical Application, V<sub>OUT</sub> = 3.3 V

#### 8.2.1 Design Requirements

| PARAMETER                            | DESIGN REQUIREMENT |  |  |  |  |
|--------------------------------------|--------------------|--|--|--|--|
| Input Voltage                        | 5 V, ±10%          |  |  |  |  |
| Output Voltage                       | 3.3 V, ±3%         |  |  |  |  |
| Output Current                       | 500 mA             |  |  |  |  |
| Peak-to-Peak Noise, 10 Hz to 100 kHz | 50 µVp-р           |  |  |  |  |

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Capacitor Recommendations

These LDOs are designed to be stable using low equivalent series resistance (ESR), ceramic capacitors at the input, output, and at the noise reduction pin (NR, pin 14). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended here, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, but the use of Y5V-rated capacitors is discouraged precisely because the capacitance varies so widely. In all cases, ceramic capacitance varies a great deal with operating voltage and the design engineer must be aware of these characteristics. It is recommended to apply a 50% derating of the nominal capacitance in the design.

Copyright © 2017, Texas Instruments Incorporated

#### TPS7A4701-EP SLVSDQ3-FEBRUARY 2017

Attention must be given to the input capacitance to minimize transient input droop during load current steps because the TPS7A4701-EP has a very fast load transient response. Large input capacitors are necessary for good transient load response, and have no detrimental influence on the stability of the device. Note, however, that using large ceramic input capacitances can also cause unwanted ringing at the output if the input capacitor, in combination with the wire lead inductance, creates a high-Q peaking effect during transients. For example, a 5-nH lead inductance and a  $10-\mu$ F input capacitor form an LC filter with a resonance frequency of 712 kHz at the edge of the control loop bandwidth. Short, well-designed interconnect leads to the up-stream supply minimize this effect without adding damping. Damping of unwanted ringing can be accomplished by using a tantalum capacitor, with a few hundred milliohms of ESR, in parallel with the ceramic input capacitor.

#### 8.2.2.1.1 Input and Output Capacitor Requirements

The TPS7A4701-EP is designed and characterized for operation with ceramic capacitors of 10  $\mu$ F or greater at the input and output. Optimal noise performance is characterized using a total output capacitor value of 50  $\mu$ F. Note especially that input and output capacitances must be located as near as practical to the respective input and output pins.

#### 8.2.2.1.2 Noise Reduction Capacitor (C<sub>NR</sub>)

The noise reduction capacitor, connected to the NR pin of the LDO, forms an RC filter for filtering out noise that might ordinarily be amplified by the control loop and appear on the output voltage. Larger capacitances, up to 1  $\mu$ F, affect noise reduction at lower frequencies while also tending to further reduce noise at higher frequencies. Note that C<sub>NR</sub> also serves a secondary purpose in programming the turnon rise time of the output voltage and thereby controls the turnon surge current.

#### 8.2.2.2 Dropout Voltage (V<sub>DO</sub>)

Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage ( $V_{(DO)} = V_1 - V_0$ ). However, in the *Electrical Characteristics*  $V_{(DO)}$  is defined as the  $V_1 - V_0$  voltage at the rated current ( $I_{(RATED)}$ ), where the main current pass-FET is fully on in the Ohmic region of operation and is characterized by the classic  $R_{DS(on)}$  of the FET.  $V_{(DO)}$  indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this  $V_{(DO)}$  limit ( $V_1 < V_0 + V_{(DO)}$ ), then the output voltage decreases in order to follow the input voltage.

Dropout voltage is always determined by the  $R_{DS(on)}$  of the main pass-FET. Therefore, if the LDO operates below the rated current, the  $V_{(DO)}$  is directly proportional to the output current and can be reduced by the same factor. The  $R_{DS(on)}$  for the TPS7A4701-EP can be calculated using Equation 4:

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}}$$
(4)

#### 8.2.2.3 Output Voltage Accuracy

The output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent. This accuracy error typically includes the errors introduced by the internal reference and the load and line regulation across the full range of rated load and line operating conditions over temperature, unless otherwise specified by the *Electrical Characteristics*. Output voltage accuracy also accounts for all variations between manufacturing lots.

#### 8.2.2.4 Startup

The startup time for the TPS7A4701-EP depends on the output voltage and the capacitance of the  $C_{NR}$  capacitor. Equation 5 calculates the startup time for a typical device.

$$t_{SS} = 100,000 \bullet C_{NR} \bullet ln\left(\frac{V_{R} + 5}{5}\right)$$

where

- $C_{NR}$  = capacitance of the  $C_{NR}$  capacitor
- $V_{R} = V_{O}$  voltage if using the ANY-OUT configuration, or 1.4 V if using the adjustable configuration



#### 8.2.2.5 AC Performance

AC performance of the LDO is typically understood to include power-supply rejection ratio, load step transient response, and output noise. These metrics are primarily a function of open-loop gain and bandwidth, phase margin, and reference noise.

#### 8.2.2.5.1 Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control loop rejects ripple noise from the input source to make the DC output voltage as noise-free as possible across the frequency spectrum (usually 10 Hz to 10 MHz). Equation 6 gives the PSRR calculation as a function of frequency where input noise voltage  $[V_{S(IN)}(f)]$  and output noise voltage  $[V_{S(OUT)}(f)]$  are understood to be purely ac signals.

$$PSRR (dB) = 20 \text{ Log}_{10} \left[ \frac{V_{S(IN)}(f)}{V_{S(OUT)}(f)} \right]$$

(6)

Noise that couples from the input to the internal reference voltage for the control loop is also a primary contributor to reduced PSRR magnitude and bandwidth. This reference noise is greatly filtered by the noise reduction capacitor at the NR pin of the LDO in combination with an internal filter resistor ( $R_{SS}$ ) for optimal PSRR.

The LDO is often employed not only as a DC-DC regulator, but also to provide exceptionally clean power-supply voltages that are free of noise and ripple to power-sensitive system components. This usage is especially true for the TPS7A4701-EP.

#### 8.2.2.5.2 Load Step Transient Response

The load step transient response is the output voltage response by the LDO to a step change in load current whereby output voltage regulation is maintained. The worst-case response is characterized for a load step of 10 mA to 1 A (at 1 A per microsecond) and shows a classic, critically-damped response of a very stable system. The voltage response shows a small dip in the output voltage when charge is initially depleted from the output capacitor and then the output recovers as the control loop adjusts itself. The depth of the charge depletion immediately after the load step is directly proportional to the amount of output capacitance. However, to some extent, the speed of recovery is inversely proportional to that same output capacitance. In other words, larger output capacitances act to decrease any voltage dip or peak occurring during a load step but also decrease the control-loop bandwidth, thereby slowing response.

The worst-case, off-loading step characterization occurs when the current step transitions from 1 A to 0 mA. Initially, the LDO loop cannot respond fast enough to prevent a small increase in output voltage charge on the output capacitor. Because the LDO cannot sink charge current, the control loop must turn off the main pass-FET to wait for the charge to deplete, thus giving the off-load step its typical monotonic decay (which appears triangular in shape).

#### 8.2.2.5.3 Noise

The TPS7A4701-EP is designed, in particular, for system applications where minimizing noise on the powersupply rail is critical to system performance. This scenario is the case for phase-locked loop (PLL)-based clocking circuits for instance, where minimum phase noise is all important, or in-test and measurement systems where even small power-supply noise fluctuations can distort instantaneous measurement accuracy. Because the TPS7A4701-EP is also designed for higher voltage industrial applications, the noise characteristic is well designed to minimize any increase as a function of the output voltage.


*LDO noise* is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker or 1/f noise that is a property of resistors and dominates at lower frequencies as a function of 1/f, burst noise, and avalanche noise).

To calculate the LDO RMS output noise, a spectrum analyzer must first measure the spectral noise across the bandwidth of choice (typically 10 Hz to 100 kHz in units of  $\mu V/\sqrt{Hz}$ ). The RMS noise is then calculated in the usual manner as the integrated square root of the squared spectral noise over the band, then averaged by the bandwidth.

Copyright © 2017, Texas Instruments Incorporated



### 8.2.3 Application Curves





#### 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range of 3 V to 35 V. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

#### 9.1 Power Dissipation (P<sub>D</sub>)

Power dissipation must be considered in the PCB design. In order to minimize risk of device operation above 125°C, use as much copper area as available for thermal dissipation. Do not locate other power-dissipating devices near the LDO.

Power dissipation in the regulator depends on the input to output voltage difference and load conditions.  $P_D$  can be calculated using Equation 7:

$$P_{D} = (V_{OUT} - V_{IN}) \times I_{OUT}$$

It is important to note that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input voltage necessary for output regulation to be obtained.

The primary heat conduction path for the QFN (RGW) package is through the thermal pad to the PCB. The thermal pad must be soldered to a copper pad area under the device. Thermal vias are recommended to improve the thermal conduction to other layers of the PCB.


The maximum power dissipation determines the maximum allowable junction temperature  $(T_J)$  for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(\theta_{JA})$  of the combined PCB and device package and the temperature of the ambient air  $(T_A)$ , according to Equation 8.

$$T_J = T_A + (\theta_{JA} \times P_D)$$

(8)

(7)

Unfortunately, this thermal resistance ( $\theta_{JA}$ ) depends primarily on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the spreading planes. The  $\theta_{JA}$  recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area and is to be used only as a relative measure of package thermal performance. Note that for a well-designed thermal layout,  $\theta_{JA}$  is actually the sum of the QFN package junction-to-case (bottom) thermal resistance ( $\theta_{JCbot}$ ) plus the thermal resistance contribution by the PCB copper. By knowing  $\theta_{JCbot}$ , the minimum amount of appropriate heat sinking can be used to estimate  $\theta_{JA}$  with Figure 27.  $\theta_{JCbot}$  can be found in the *Thermal Information* table.



NOTE:  $\theta_{JA}$  value at a board size of 9-in<sup>2</sup> (that is, 3-in × 3-in) is a JEDEC standard.

Figure 27.  $\Theta_{JA}$  vs Board Size

#### TEXAS INSTRUMENTS


### 10 Layout

#### 10.1 Layout Guidelines

For best overall performance, all circuit components are recommended to be located on the same side of the circuit board and as near as practical to the respective LDO pin connections. Ground return connections to the input and output capacitor, and to the LDO ground pin, must also be as close to each other as possible and connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the PowerPAD<sup>™</sup>. In most applications, this ground plane is necessary to meet thermal requirements.

Use the TPS7A4701 evaluation module (EVM), available for purchase from the TI eStore, as a reference for layout and application design.



### 10.2 Layout Example

Figure 28. Layout Example



#### **10.3 Thermal Protection**

The TPS7A4701-EP contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature  $(T_J)$  of the main pass-FET exceeds 170°C (typical). Thermal shutdown hysteresis assures that the LDO again resets (turns on) when the temperature falls to 150°C (typical). Because the TPS7A4701-EP is capable of supporting high input voltages, a great deal of power can be expected to be dissipated across the device at low output voltages, which causes a thermal shutdown. The thermal time-constant of the semiconductor die is fairly short, and thus the output oscillates on and off at a high rate when thermal shutdown is reached until power dissipation is reduced.

For reliable operation, the junction temperature must be limited to a maximum of 125°C. To estimate the thermal margin in a given layout, increase the ambient temperature until the thermal protection shutdown is triggered using worst-case load and highest input voltage conditions. For good reliability, thermal shutdown must be designed to occur at least 45°C above the maximum expected ambient temperature condition for the application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4701-EP is designed to protect against thermal overload conditions. The circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A4701-EP into thermal shutdown degrades device reliability.

#### **10.4 Estimating Junction Temperature**

JEDEC standards now recommend the use of PSI thermal metrics to estimate the junction temperatures of the LDO while in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These PSI metrics are determined to be significantly independent of copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are given in the *Thermal Information* table and are used in accordance with Equation 9.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$
  
$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$

where:

- P<sub>D</sub> is the power dissipated as explained in Equation 7,
- $T_T$  is the temperature at the center-top of the device package, and
- T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge.
   (9)

TEXAS INSTRUMENTS

www.ti.com

### **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- TPS7A47XXEVM-094 Evaluation Module
- Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

ANY-OUT, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS7A4701MRGWREP | ACTIVE        | VQFN         | RGW                | 20   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -55 to 125   | 7A4701M                 | Samples |
| V62/17601-01XE   | ACTIVE        | VQFN         | RGW                | 20   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -55 to 125   | 7A4701M                 | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

## **RGW 20**


5 x 5, 0.65 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## **RGW0020A**

## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




## **RGW0020A**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **RGW0020A**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated