







SN74LV4040A

SCES226J - APRIL 1999 - REVISED JULY 2023

SN74LV4040A 12-Bit Asynchronous Binary Counters

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output VOH Undershoot) 2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- **Extremely Low Input Current**
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

2 Description

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally.

Package Information

PART NUMBER	PACKAGE ¹	PACKAGE SIZE ²
	N (PDIP, 16)	19.3 mm x 9.4 mm
	D (SOIC, 16)	9.9 mm x 6 mm
	NS (SOP, 16)	10.2 mm x 7.8 mm
SN74LV4040A	DB (SSOP, 16)	6.2 mm x 7.8 mm
	PW (TSSOP, 16)	5 mm x 6.4 mm
	DGV (TVSOP, 16)	3.6 mm x 6.4 mm
	RGY (VQFN, 16)	4 mm x 3.5 mm

- 1. For all available packages, see the orderable addendum at the end of the data sheet.
- 2. The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 2-1. Logic Diagram (Positive Logic)



Table of Contents

1 Features1	5.12 Noise Characteristics
2 Description1	5.13 Operating Characteristics
3 Revision History2	6 Parameter Measurement Information
4 Pin Configuration and Functions3	7 Detailed Description10
5 Specifications4	7.1 Overview10
5.1 Absolute Maximum Ratings4	7.2 Functional Block Diagram10
5.2 ESD Ratings4	7.3 Device Functional Modes10
5.3 Recommended Operating Conditions5	8 Device and Documentation Support1
5.4 Thermal Information5	8.1 Documentation Support (Analog)1
5.5 Electrical Characteristics6	8.2 Receiving Notification of Documentation Updates 1
5.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V6	8.3 Support Resources11
5.7 Timing Requirements, V _{CC} = 3.3 V ± 0.3 V6	8.4 Trademarks11
5.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V6	8.5 Electrostatic Discharge Caution11
5.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V7	8.6 Glossary11
5.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V7 5.11 Switching Characteristics, V_{CC} = 5 V ± 0.5 V8	9 Mechanical, Packaging, and Orderable Information 1

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision I (May 2005) to Revision J (July 2023)


Page

- Updated thermal values for RθJA: D = 73 to 99.5, PW = 108 to 122.3, all values in °C/W5



4 Pin Configuration and Functions





A. NC - no internal connection

Figure 4-2. SN74LV4040A RGY Package (Top View)

Figure 4-1. SN74LV4040A D, DB, DGV, N, NS, or PW Package (Top View)

PIN		TVDE	DECODINE
NAME	NO.	TYPE1	DESCRIPTION
Q _L	1	0	Q _L output
Q _F	2	0	Q _F output
Q _E	3	0	Q _E output
Q_G	4	0	Q _G output
Q_D	5	0	Q _D output
Q _C	6	0	Q _C output
Q _B	7	0	Q _B output
GND	8	-	Ground
V _{CC}	9	-	Positive supply
Q _K	10	0	Q _K output
Q _J	11	0	Q _J output
Q _H	12	0	Q _H output
Q _I	13	0	Q _I output
CLR	14	ı	Clear, active high
CLK	15	I	Clock, falling edge triggered
Q _A	16	0	Q _A output

1. I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	Voltage range applied to any output in t	oltage range applied to any output in the high-impedance or power-off state		7	V
Vo	Output voltage range		−0.5 V to V _{CC}	0.5	V
I _{IK}	Input clamp current ⁽²⁾	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current ⁽²⁾	(V _O < 0)		±50	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GNI)		±50	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±2000	V
V (ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ²	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)¹

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	High lavelinguityalkana	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
\ /	Law layel input valtage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		- 50	μA
	High level output ourrent	V _{CC} = 2.3 V to 2.7 V		- 2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		- 6	mA
		V _{CC} = 4.5 V to 5.5 V		- 12	
		V _{CC} = 2 V		50	
	Low lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise/fall time	V _{CC} = 3 V to 3.6 V		100	ns
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	'	-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.4 Thermal Information

	THERMAL METRIC(1)	D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	99.5	82	120	67	64	122.3	39	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	SN74LV	4040A	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNII
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		
V _{ОН}	I _{OH} = −2 mA	2.3 V	2		V
	I _{OH} = −6 mA	3 V	2.48		V
	I _{OH} = −12 mA	4.5 V	3.8		
	I _{OL} = 50 μA	2 V to 5.5 V		0.1	
V	I _{OL} = 2 mA	2.3 V		0.4	V
V _{OL}	I _{OL} = 6 mA	3 V		0.44	V
	I _{OL} = 12 mA	4.5 V		0.55	
I _I	V _I = 5.5 V or GND	0 to 5.5 V		±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20	μA
I _{off}	V _I or V _O = 0 to 5.5 V	0		5	μA
C _i	V _I = V _{CC} or GND	3.3 V		1.9	pF

5.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

			T _A = 2	5℃	SN74LV4040A		UNIT
			MIN	MAX	MIN	MAX	
t _w Pulse duration	CLK high or low	7		7			
L _W	Pulse duration	CLR high	6.5		6.5		ns
t _{su}	Setup time	CLR inactive before CLK↓	6.5		6.5		

5.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

			T _A = 25°C		SN74LV4	UNIT	
			MIN	MAX	MIN	MAX	UNII
t _w Pulse duration	CLK high or low	5		5			
lw	ruise duration	CLR high	5		5		ns
t _{su}	Setup time	CLR inactive before CLK↓	5		5		

5.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

			 1 0		•			,
				T _A = 2	5°C	SN74LV4	1040A	UNIT
				MIN	MAX	MIN	MAX	UNII
t _w Pulse duration	CLK high or low	5		5				
L _W	Puise duration		CLR high	5		5		ns
t _{su}	Setup time		CLR inactive before CLK↓	5		5		



5.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25℃			SN74LV4	UNIT	
PARAIVIETER	(INPUT)	10 (001701)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
£			C _L = 15 pF	50 ¹	115 ¹		40 ¹		MHz
f _{max}			C _L = 50 pF	40	95		35		IVITZ
t _{PLH}	CLK	0	C = 15 pF		8.7 ¹	19.4 ¹	1 ¹	23 ¹	
t _{PHL}	CLK	Q_A	C _L = 15 pF		8.7 ¹	19.4 ¹	1 ¹	23 ¹	
t _{PHL}	CLR	Any Q	C _L = 15 pF		9.3 ¹	19.9 ¹	1 ¹	24 ¹	ns
t _{PLH}	CLK	0	C = 50 pF		10.5	24.1	1	28	
t _{PHL}	CLK	Q_A	$C_L = 50 \text{ pF}$		10.5	24.1	1	28	
t _{PHL}	CLR	Any Q	C _L = 50 pF		11.7	24.5	1	28	ns
Δt_{pd}	Q _n	Q _{n+1}	C _L = 50 pF		1.7	5.9		7	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T,	չ = 25℃		SN74LV4	040A	UNIT
	(INPUT)	10 (001701)	CAPACITANCE	MIN TYP		MAX	MIN	MAX	UNII
f _{max}			C _L = 15 pF	75 ¹	160 ¹		75		MHz
			C _L = 50 pF	55	130		50		IVITZ
t _{PLH}	CLK	0	0 - 45 - 5		6.1 ¹	11.9 ¹	1	14	ns
t _{PHL}	CLK	Q_A	$C_L = 15 pF$		6.1 ¹	11.9 ¹	1	14	ns
t _{PHL}	CLR	Any Q	C _L = 15 pF		7.1 ¹	12.8 ¹	1	15	ns
t _{PLH}	CLK	0	C = 50 pE		7.5	15.4	1	17.5	ns
t _{PHL}	OLK	Q_A	$C_L = 50 pF$		7.5	15.4	1	17.5	ns
t _{PHL}	CLR	Any Q	C _L = 50 pF		9	16.3	1	18.5	ns
$\Delta t_{\sf pd}$	Q _n	Q _{n+1}	C _L = 50 pF		1.2	4.4		5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



5.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	T _A = 25°C			SN74LV4040A		UNIT
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
£			C _L = 15 pF	150 ¹	235 ¹		125		MHz
f _{max}			C _L = 50 pF	95	185		80		IVITZ
t _{PLH}	CLK	0	C = 15 pc		4.2 ¹	7.3 ¹	1	8.5	ns
t _{PHL}	CLK	Q_A	C _L = 15 pF		4.2 ¹	7.3 ¹	1	8.5	ns
t _{PHL}	CLR	Any Q	C _L = 15 pF		5.3 ¹	8.6 ¹	1	10	ns
t _{PLH}	CLK	0	C = 50 pF		5.3	9.3	1	10.5	ns
t _{PHL}	CLK	Q_A	C _L = 50 pF		5.3	9.3	1	10.5	ns
t _{PHL}	CLR	Any Q	C _L = 50 pF		6.8	10.6	1	12	ns
Δt_{pd}	Q _n	Q _{n+1}	C _L = 50 pF		0.8	3.1		3.5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.12 Noise Characteristics

 V_{CC} = 3.3 V, C_{L} = 50 pF, T_{A} = 25°C

	PARAMETER ⁽¹⁾	SN74	UNIT			
	PARAINE I ER	MIN TYP MAX		MAX		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		- 0.5	- 0.8	V	
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V	
V _{IL(D)}	Low-level dynamic input voltage			0.99	V	

⁽¹⁾ Characteristics for surface-mount packages only.

5.13 Operating Characteristics


T_∆ = 25°C

· A						
	PARAMETER	TEST C	V _{CC}	TYP	UNIT	
_	Power dissipation capacitance	C = 50 pE	f = 10 MHz	3.3 V	11.9	nE.
Cpd	Fower dissipation capacitance	$C_L = 50 \text{ pF},$	I - IU WINZ	5 V	13.1	pΕ

Submit Document Feedback



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, and $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

Table 7-1. Function Table (Each Buffer)

INPUTS		FUNCTION
CLK	CLR	FUNCTION
1	L	No change
1	L	Advance to next stage
Х	Н	All outputs L

Submit Document Feedback

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PARTS PRODUCT FOLDER S		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV4040A	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-May-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,				_	.,	(6)	(-)		(/	
SN74LV4040ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4040A	Samples
SN74LV4040AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4040AN	Samples
SN74LV4040ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4040A	Samples
SN74LV4040APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW040A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4040A:


Enhanced Product : SN74LV4040A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



N (R-PDIP-T**)


PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated