General Description

The MAX71020A is a single-chip analog front-end (AFE) for use in embedded energy measurement applications. It contains the compute engine (CE) found in Maxim Integrated's fourth-generation meter system-onchip (SoC) and an improved analog-to-digital converter (ADC). It interfaces to a host controller of choice over a SPI interface.

The MAX71020A comes in a 28-pin TQFN package.

Applications

- Grid-Friendly Appliances and Smart Plugs
- Power Distribution Units
- **Building Automation Systems**

[Ordering Information](#page-24-0) appears at end of data sheet.

Benefits and Features

- Best-in-Class Embedded Algorithms Support Highly Accurate Electricity Measurements
	- Voltage, Current, and Frequency
	- Active, Reactive, and Apparent Power/Energy
	- Digital Temperature Compensation
	- 40Hz–70Hz Line Frequency Range and Phase Compensation (±10°)
- Advanced AFE with Exceptional Accuracy and Temperature Stability
	- Voltage Reference Temperature Coefficient: 40ppm/°C (max)
	- On-Chip Digital Temperature Sensor
	- 24-Bit 2nd Order Delta-Sigma ADCs with Differential and Single-Ended Inputs
	- ±0.1% Wh Accuracy over 2000:1 Current Range
- Highly Integrated Features Support Compact Design Cycles and Reduced Bill of Materials
	- Small, 28-Pin TQFN Package
	- Digital Temperature Compensation
	- Low Power Consumption
	- Less Than 5mA (typ) Consumption at 3.3V
	- Simple Host Interface
	- SPI Slave
	- Atomic Measurements Outputs
	- DIO or SPI-Based Status Signals

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TOFN

Junction-to-Ambient Thermal Resistance (θ_{JA})35°C/W Junction-to-Case Thermal Resistance (θJC)3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Electrical Characteristics

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Note 2: V_{3P3SYS} and V_{3P3A} must be connected together.

Note 3: GNDA and GNDD must be connected together.

Note 4: Guaranteed by design, not production tested.

Recommended External Components

Pin Configuration

Pin Description

Pin Description (continued)

Detailed Description

Hardware Description

The MAX71020A analog front-end (AFE) integrates the functional blocks required to implement accurate energy measurement functions. Included on the chip are:

- An analog front-end (AFE) featuring a 22-bit second order delta-sigma ADC
- An independent 32-bit digital computation engine (CE) implementing DSP functions
- A precision voltage reference (VREF)
- A temperature sensor for digital temperature sensing and compensation
- Four I/O pins
- A zero-crossing detector with interrupt output
- Resistive shunt and current transformers are supported
- A SPI slave for connection to a host controller

In a typical application, the 32-bit compute engine (CE) of the MAX71020A sequentially processes ADC samples from the Voltage and Current inputs and performs calculations to measure voltage and current RMS, power, active energy (Wh) and reactive energy (VARh), as well as A2h, and V2h for four-quadrant metering. These measurements are then accessed by the host processor. In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement. Temperature-dependent external components such as crystal oscillator, resistive shunts, current transformers (CTs) and their corresponding signal conditioning circuits can be characterized and their correction factors can be

programmed to further improve system's accuracy. The MAX71020A features an SPI (slave) interface for communication with the host processor. The communication protocol between the host and the MAX71020A provides a redundant information transfer ensuring the correctness of commands transferred from the host to the AFE, and of data transferred from the AFE to the host.

In addition, the MAX71020A has one pin dedicated as an interrupt output to the host. This pin notifies the host of asynchronous events.

ADC Description

Analog Inputs

The MAX71020A has four analog inputs: two single-ended inputs for voltage measurement, and two differential inputs for current measurement.

The IAP, IAN, IBP, and IBN pins are current sensor inputs. IBP/IBN input are not used and should be connected to GNDA. The differential inputs feature preamplifiers with a selectable gain of 1 or 9, and are intended for direct connection to a shunt resistor sensor or a current transformer (CT).

The voltage inputs in the MAX71020A are single-ended, and are intended for sensing the line voltage via resistive dividers. These single-ended inputs are referenced to the GNDA pin..

All analog signal input pins measure voltage. In the case of shunt current sensors, currents are sensed as a voltage drop in the shunt resistor sensor. In the case of current transformers (CT), the current is measured as a voltage across a burden resistor that is connected to the secondary winding of the CT. Meanwhile, line voltages are sensed through resistive voltage dividers.

Figure 1. Functional Diagram

ADC Preamplifier

The ADC preamplifier is a low-noise differential amplifier with a fixed gain of 8.9 available on the IAP and IAN current-sensor input pins. When using a device with the preamplifier enabled, the input signal amplitude cannot be greater than 27.78mV peak. The preamplifier can be enabled/disabled through register settings.

Analog-to-Digital Converter (ADC)

A single second-order delta-sigma ADC digitizes the voltage and current inputs to the device. The resolution of the ADC is dependent on several factors. Initiation of each ADC conversion is automatically controlled by logic internal to the MAX71020A. At the end of each ADC conversion, the FIR filter output data is stored into the register determined by the multiplexer selection. FIR data is stored LSB justified, but shifted left 9 bits.

FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the register determined by the multiplexer selection.

Voltage References

A bandgap circuit provides the reference voltage (V_{REF}) to the ADC. Since the V_{REF} bandgap amplifier is chopper stabilized, the DC offset voltage, which is the most significant long-term drift mechanism in the voltage reference (VREF), is automatically removed by the chopper circuit.

Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time)
- Frequency-insensitive delay cancellation on all four channels (to compensate for the delay between samples caused by the multiplexing scheme)
- 90° phase shifter (for VAR calculations)
- Monitoring of the input signal frequency (for frequency and phase information)
- Monitoring of the input signal amplitude (for sag detection)
- Scaling of the processed samples based on calibration coefficients
- Scaling of samples based on temperature compensation information
- Gain and phase compensation

Temperature Sensor

The MAX71020A includes an on-chip temperature sensor for determining the temperature of its bandgap reference. The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system for the compensation of current, voltage, and energy measurement. The temperature sensor is awakened on command from the host controller by setting the TEMP_START control bit. The host controller must wait for the TEMP_START bit to clear before reading STEMP[15:0] and before setting the TEMP_START bit once again. The result of the temperature measurement can be read from the STEMP[15:0] register. The 16-bit value is in two's complement form and ranges from -1024 to +1023 (decimal). The sensed temperature can be computed from the 16-bit STEMP[15:0] reading using the following formula:

Temp (°C) = 0.33 x STEMP + 21.77

An additional register, VSENSE[7:0], senses the level of the supply voltage. [Table 1](#page-9-0) shows the registers used for temperature measurement.

Table 1. Temperature Measurement Registers

Digital I/O

On reset or power-up, all DIO pins are configured as high impedance. DIO pins can be configured independently by the host controller by manipulating the D0, D1, D2, and D3 bit fields.

SPI Slave Port

The slave SPI port communicates directly with the host controller and allows it to read and write the device control registers. The interface to the slave port consists of the SPI_CSZ, SPI_CLK, SPI_DI, and SPI_DO pins. The host can also reset the MAX71020A through the SPI port by writing a data pattern to the RESET register.

SPI Transactions

SPI transactions are configured to provide immunity to electrical noise through redundancy in the command segment and error checking in the data field. The MAX71020A SPI transaction is exactly 64 bits; transactions of any other length are rejected. Each SPI transaction has the following fields ([Table 2](#page-10-0)):

- A 24-bit setting packet, consisting of:
	- 11-bit address, MSB first
	- 1-bit direction (1 means read)
	- 11-bit inverted address, MSB first
	- 1-bit inverted direction
- An 8-bit status, consisting of the following bits concerning the last transaction, starting from bit 7:
	- Parity of the status byte (0 or 1 could be correct)
	- FIFO overflow status bit (1 means error)
	- FIFO underrun status bit (1 means error)
	- Read or write data parity (0 or 1 could be correct)

(never both read and write; address is not included in the parity)

- Address or direction mismatch error bit (1 means error) (1: error, 0: no error)
- A bit indicating whether or not the bit count was exactly 64 (1 means error)
- Out of bounds address, most likely due to SPI safe bit or the memory manager (1 means error)
- A 32-bit packet of data, MSB first

If extra clocks are provided at the end during a read, all zero is output and the status continues to be updated, signaling an error. If extra clocks are provided at the end during a write, the write is aborted and the status is updated to signal an error.

- None of the fields above are optional.
- If an error is detected during the address or direction phase, no action is taken.
- SPI_DO is high-Z while SPI_CSZ is high.
- SPI safe mode is supported, and SPI is not locked out of this bit during SPI safe.

A typical SPI transaction is as follows. While SPI_CSZ is high, the port is held in an initialized/reset state. During this state, SPI_DO is held in high-Z state and all transitions on SPI_CLK and SPI_DI are ignored. When SPI_CSZ falls, the port begins the transaction on the first rising edge of SPI_CLK. A transaction consists of the fields shown in [Table 2](#page-10-0).

Note that the status byte indicates the status of the previous SPI transaction except for the status byte parity.

Table 2. SPI Transaction (64 Bits)

Figure 2. SPI Slave Port—Typical Read and Write Operations

SPI Safe Mode

Sometimes it is desirable to prevent the SPI interface from writing to arbitrary registers and possibly disturbing the CE operation. For this reason, the SPI_SAFE mode was created. In this mode, all SPI writes are disabled except to the word containing the SPI_SAFE bit. This affords the host one more layer of protection from inadvertent writes.

Fault and Reset Behavior

Events at power-down power fault detection is performed by internal comparators that monitor the voltage at the V_{3P3A} pin and also monitor the internally generated V_{DD} pin voltage (1.8V DC). V_{3P3SYS} and V_{3P3A} must be connected together at the PCB level so that the comparators, which are internally connected only to the V_{3P3A} pin, are able to simultaneously monitor the common V_{3P3SYS} and V3P3A voltage. The following discussion assumes that V3P3A and V3P3SYS are connected together at the PCB level. See [Table 3.](#page-11-0)

During a power failure, as V_{3P3A} falls, two thresholds are detected. The first threshold, at 3.0V, warns the host controller that the analog modules are no longer accurate. The second threshold, at 2.8V, warns the host controller that a serious reduction in supply voltage has occurred and that the reliability of OTP reads may be affected.

Reset Sequence

The MAX71020A does not provide automatic reset generation. The reset needs to be generated by the host controller or by external circuitry connected to the RESET pin. When the MAX71020A receives a reset signal, either from the RESET pin or from the SPI (using a write to the RESET register at address 0x322), it asynchronously halts what it was doing. It then clears the RAM and invokes the load engine (LE). The LE initializes RAM and hardware control registers from the CE code image that is stored in OTP memory. Only RAM cells and hardware registers that need not change dynamically are loaded. All other RAM cells and registers have to be loaded by

Table 3. VSTAT[1:0]

the host controller. The LE automatically refreshes the values of the registers it is tasked with loading during the operation of the MAX71020A. This refresh happens in increments of one register at a time and at a rate of one register per second. An errant reset can occur during EMI events. If this happens, the host controller is notified. This is accomplished by the holding the $\overline{\text{INT}}$ pin low until the host clears the event (the F_RESET bit in the M_STAT register is set to indicate that a reset has occurred).

Connecting to a Host Processor

Host connections include the $\overline{\text{INT}}$ pin, the RESET pin. In the host processor, the DIO pin connected to $\overline{\text{INT}}$ should generate an interrupt. This interrupt signals to the host that an accumulation cycle has been completed and the calculations performed during it, are available in the relevant transfer registers. They remain constant throughout each accumulation interval.

Sensors Connection

[Figure 3](#page-12-0) shows a typical MAX71020A configuration. The IAP-IAN current channel can be directly connected to either a shunt resistor or a CT. The voltage input V_A is connected to a resistive voltage divider. The IBP-IBN channel, as well as V_B are not used and should be connected to GNDA.

Signal Flow Description

This section reviews the signal processing calculations performed by the compute engine (CE) processor. The sample ADC sample rate is 2520 samples/s. Most of the calculations are performed over a fixed accumulation interval of 2520 samples corresponding to approximately 1s.

Figure 3. Typical Connection Diagram

Current Input Calculations

The calculation of the current is performed only on the IAN/IAP differential input. [Figure 4](#page-14-0) shows the signal processing relevant to the current input. In the darker boxes are represented the register accessible through the SPI interface.

The value of N represents the number of samples (SUM_ SAMP) in an accumulation interval and it is fixed.

I0SQSUM_X is the sum of the squared voltage samples acquired during the last accumulation interval:

$$
IOSQSUM_X = \sum_{n=0}^{N-1} \text{lon}^2
$$

The host processor can complete the RMS calculation as follows:

$$
IRMS = \frac{\sqrt{10SQSUM_X}}{N}
$$

or simply access the I0RMS_X register where the RMS is calculated by the compute engine.

$$
IORMS_X = \sqrt{IOSQSUM_X} \times \frac{IOSCALE}{2^{14}}
$$

Voltage Input Calculations

The calculation of the current is performed only on the VA single ended input. [Figure 5](#page-14-1) and [Figure 6](#page-14-2) show the signal processing relevant to the voltage input. The darker boxes represent the registers that are accessible through the SPI interface.

The value of N represents the number of samples (SUM_ SAMP) in an accumulation interval and it is fixed.

V0SQSUM_X is the sum of the squared voltage samples acquired during the last accumulation interval:

$$
VOSQSUM_X = \sum_{n=0}^{N-1} V0n^2
$$

The host processor can complete the RMS calculation as follows:

$$
VRMS = \frac{\sqrt{VOSQSUM_X}}{N}
$$

or simply access the V0RMS_X register where the RMS is calculated by the compute engine.

$$
VORMS_X = \sqrt{VOSQSUM_X} \times \frac{VOSCALE}{2^{14}}
$$

Power Calculation

Active power is calculated as the product of the voltage and current waveforms ([Figure 7](#page-14-3)). The resulting waveform is the instantaneous power signal, and it is equal to the rate of energy flow at every instant of time. The instantaneous power is available as WATTSUM_X as:

**WATTSUM_X =
$$
\sum_{n=0}^{N-1} V0n \times 10n
$$**
WATTS_X = WATTSUM_X × $\left(\frac{PSCALE}{2^{14}}\right)$

Reactive Power Calculation Energy

All variables are signed 32-bit integers. Accumulated variables such as WSUM are internally scaled so that internal values are no more than 50% of the full-scale range when the integration time is 1s. Additionally, the hardware does not permit output values to fold back upon overflow. WSUM_X and VARSUM_X are the Watt hour and VAR hour signed sum of Phase-A and Phase-B Wh or VARh values according to the metering equation implemented by the CE code. WxSUM_X $(x = 0 \text{ or } 1)$, registers 0x085 and 0x086) is the watt-hour value accumulated for phase x in the last accumulation interval and can be computed based on the specified LSB value.

Compute Engine (CE) Status and Control

The CE Status Word, CESTATUS, is useful for generating early warnings to the host controller. It contains sag warnings for phase A and B, as well as F0, the derived clock operating at the line frequency. The host controller can read the CE status word at every CE_BUSY interrupt.

CESTATUS provides information about the status of voltage and input AC signal frequency that are useful for generating an early power-fail warning to initiate necessary data storage. CESTATUS represents the status flags for the preceding CE code pass (CE_BUSY interrupt). The CE is initialized by the host controller using CECONFIG. This register contains the SAG_CNT, PULSE_SLOW, and PULSE FAST fields. The CECONFIG bit. When the SAG_INT bit (register 0x020[20]) is set to 1, a sag event generates.

Figure 4. RMS Current Data Path

Figure 5. Voltage Signal Data Path

Figure 6. Voltage RMS Data Path

Figure 7. Power Data Path

Register Map

All words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement format (-1 = 0xFFFFFFFF). Calibration parameters are copied to CE data memory by the host controller before enabling the CE. Internal variables are used in internal CE calculations. Input variables allow the MPU to control the behavior of the CE code.

The registers can be read (R), write (W), or read/write (R/W) accessible by the host. The register output register (O) are measurement registers and can only be read by the host processor.

Table 4. Register Map

Table 4. Register Map (continued)

Table 4. Register Map (continued)

Table 4. Register Map (continued)

Table 5. Hardware Control Register Map

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

Constants Description

FS: ADC sampling rate expressed as $FS = \frac{2^{15}}{13} = 2520.6$

f0: Fundamental frequency of the mains phase.

SUM_SAMP: Number of ADC samples per accumulation interval. SUM_SAMP = 2520.

X: gain constant of the pulse generators. Its value is determined by PULSE_FAST and PULSE_SLOW.

FSV: Peak line voltage at which the ADC input reaches $0.250 V_{PK}$.

VMAX: Represents the line RMS voltage (sine) corresponding to a peak of $250mV$ _{PK}.

$$
V_{MAX} = \frac{FSV}{\sqrt{2}} = 176.8mV_{RMS}
$$

FSI: Peak Line current at which the ADC input reaches 0.250 V_{PK} or in case the preamplifer is enabled 27.78mV.

IMAX: Line RMS currents corresponding to the maximum allowed voltage on the current inputs. Corresponding to 176.8mV_{RMS} (or 19.64mV_{RMS} in case the preamplifier is enabled). Example: For a $250\mu\Omega$ shunt resistor, IMAX becomes 78A (19.64mV_{RMS}/250μΩ = 78.57A) with preamplifier enabled and 707A (176.8mV_{RMS}/250 $\mu\Omega$ = 707.2ARMS) with preamplifier disabled.

WOSUM_X LSB = $6.08040 \times 10^{-13} \times V_{MAX} \times I_{MAX}$ Wh VAROSUM LSB = $6.08040 \times 10^{-13} \times V_{MAX} \times I_{MAX}$ VARh VSAG_THR LSB = V_{MAX} x 7.879810-9V.

The system constants I_{MAX} and V_{MAX} are used by the host controller to convert internal digital quantities (as used by the CE) to external, real-world metering quantities. Their values are determined by the scaling of the voltage and current sensors used in an actual measurement. The LSB values used in this document relate digital quantities at the CE or MPU interface to external meter input quantities. For example, if a SAG threshold of $80V_{RMS}$ is desired at the meter input, the digital value that should be programmed into SAG_THR would be 80V_{RMS} x SQRT(2)/SAG_THR_{LSB}, where SAG_THR_{LSB} is the LSB value in the description of SAG_THR.

Ordering Information Package Information

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

yy: To be substituted with last two digits of year of assembly.

ww: To be substituted with week of assembly.

\$\$: To be substituted with the package revision code from the reliability database.

###: To be substituted with the last 3 numeric characters from the lot number.

@@: To be substituted with the first two alpha characters after the numeric characters from the lot number.

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*