

GENERAL DESCRIPTION

The 83052I is a low skew, 2:1, Single-ended Multiplexer. The 83052I has two selectable single-ended clock inputs and one single-ended clock output. The output has a $V_{\tiny \rm DDO}$ pin which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage trans-lation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug. The device operates up to 250MHz and is packaged in an 8 TSSOP.

FEATURES

- · 2:1 single-ended multiplexer
- Q nominal output impedance: $15\Omega (V_{ppo} = 3.3V)$
- · Maximum output frequency: 250MHz
- Propagation delay: 2.7ns (maximum), $(V_{DD} = V_{DDD} = 3.3V)$
- Input skew: 160ps (maximum), $(V_{DD} = V_{DDO} = 3.3V)$
- Part-to-part skew: 490ps (maximum), (V_{DD} = V_{DDQ} = 3.3V)
- Additive phase jitter, RMS at 155.52MHz (12kHz 20MHz): 0.18ps (typical), ($V_{DD} = V_{DDO} = 3.3V$)
- · Operating supply modes:

V_{DD}/V_{DDO} 3.3V/3.3V

3.3V/2.5V

3.3V/1.8V


2.5V/2.5V

2.5V/1.8V


1

- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



83052I

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body

G Package

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	V _{DDO}	Power		Output supply pin.
2	GND	Power		Power supply ground.
3, 6	CLK1, CLK0	Input	Pulldown	Single-ended clock inputs. LVCMOS/LVTTL interface levels.
4	V	Power		Positive supply pin.
5	OE	Input	Pullup	Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels.
7	SEL0	Input	Pulldown	Clock select input. See <i>Table 3. Control Input Function Table.</i> LVCMOS / LVTTL interface levels.
8	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
	B B: : :: 0 ::	V _{DDO} = 3.465V		18		pF
C _{PD}	Power Dissipation Capacitance (per output)	V _{DDO} = 2.625V		19		pF
	(per output)	V _{DDO} = 1.89V		19		pF
R _{оит}	Output Impedance			15		Ω

TABLE 3. CONTROL INPUT FUNCTION TABLE

Control Inputs	Input Selected to Q
SEL0	input Selected to Q
0	CLK0
1	CLK1



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V₂₂ 4.6V

Inputs, $V_{_{I}}$ -0.5 V to $V_{_{DD}}$ + 0.5 V

Outputs, V_{o} -0.5V to V_{doo} + 0.5V

Package Thermal Impedance, θ_ω 101.7°C/W (0 mps)

Storage Temperature, $T_{s_{TG}}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{nn} = 3.3V \pm 5\%$, $V_{nnn} = 3.3V \pm 5\%$, $2.5V \pm 5\%$ or $1.8V \pm 5\%$, $Ta = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
			3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
			1.71	1.8	1.89	V
l _{DD}	Power Supply Current				40	mA
DDO	Output Supply Current				5	mA

Table 4B. Power Supply DC Characteristics, $V_{dd} = 2.5V \pm 5\%$, $V_{ddd} = 2.5V \pm 5\%$ or $1.8V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		1.71	1.8	1.89	V
l _{DD}	Power Supply Current				36	mA
I _{DDO}	Output Supply Current				5	mA



TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	1.7		V _{DD} + 0.3	V
V	Input Low Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	-0.3		0.8	V
V _{II}	Input Low Voltage		$V_{DD} = 2.5V \pm 5\%$	-0.3		0.7	V
I _{IH}	Input High Current	CLK0, CLK1, SEL0	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$			150	μA
IH IH		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$			5	μA
I _L	Input Low Current	CLK0, CLK1, SEL0	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$	-5			μA
IL.		OE	$V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$	-150			μA
			$V_{_{\rm DDO}} = 3.3 \text{V} \pm 5\%; \text{ NOTE 1}$	2.6			V
V _{OH}	Output HighVoltage		V _{DDO} = 2.5V ± 5%; NOTE 1	1.8			V
			V _{DDO} = 1.8V ± 5%; NOTE 1	V _{DD} - 0.3			V
	Output Low Voltage		$V_{DDO} = 3.3V \pm 5\%$; NOTE 1			0.5	V
V _{OL}			$V_{_{\rm DDO}} = 2.5 \text{V} \pm 5\%; \text{ NOTE 1}$			0.45	V
			$V_{_{\rm DDO}} = 1.8V \pm 5\%; \text{ NOTE 1}$			0.35	V

NOTE 1: Outputs terminated with 50Ω to $V_{_{DDO}}/2$. See Parameter Measurement section, "Load Test Circuit" diagrams.

Table 5A. AC Characteristics, $V_{dd} = V_{ddo} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1		2.0	2.4	2.7	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.0	2.5	2.9	ns
tsk(i)	Input Skew; NOTE 4			36	160	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				490	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3	155.52MHz, Integration Range: 12kHz - 20MHz		0.18		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation			45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from $V_{\text{DD}}/2$ of the input to $V_{\text{DD}}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{\text{DD}}/2$.

NOTE 3: Driving only one input clock.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 5B. AC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddd} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.3	2.6	2.9	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.3	2.6	2.9	ns
tsk(i)	Input Skew; NOTE 4			23	106	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				350	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3	155.52MHz, Integration Range: 12kHz - 20MHz		0.14		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		700	ps
odc	Output Duty Cycle		46		54	%
MUX	MUX Isolation			45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V 200/2.

NOTE 3: Driving only one input clock.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 1.8V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1		2.3	3.1	3.9	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.3	3.1	3.9	ns
tsk(i)	Input Skew; NOTE 4			19	66	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				350	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3	155.52MHz, Integration Range: 12kHz - 20MHz		0.16		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	350		850	ps
odc	Output Duty Cycle		46		54	%
MUX	MUX Isolation			45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V 200/2.

NOTE 3: Driving only one input clock.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 5D. AC Characteristics, $V_{dd} = V_{ddo} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.2	2.7	3.2	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.2	2.7	3.2	ns
tsk(i)	Input Skew; NOTE 4			28	123	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				400	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3	155.52MHz, Integration Range: 12kHz - 20MHz		0.22		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		700	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation			45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppc}/2.

NOTE 3: Driving only one input clock.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5E. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1		2.1	3.1	4.1	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1		2.1	3.1	4.2	ns
tsk(i)	Input Skew; NOTE 4			19	73	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 4				350	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3	155.52MHz, Integration Range: 12kHz - 20MHz		0.19		ps
t _r / t _r	Output Rise/Fall Time	20% to 80%	350		850	ps
odc	Output Duty Cycle		45		55	%
MUX	MUX Isolation			45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from $V_{nn}/2$ of the input to $V_{nn}/2$ of the output.

NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppo}/2$.

NOTE 3: Driving only one input clock.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device.

This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V Core/2.5V OUTPUT LOAD ACTEST CIRCUIT






3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT

3.3V CORE/1.8V OUTPUT LOAD ACTEST CIRCUIT







2.5 CORE/1.8V OUTPUT LOAD ACTEST CIRCUIT

PART-TO-PART SKEW








PROPAGATION DELAY

CLKy CLKy

 $\mathsf{tsk}(\mathsf{i}) = \big| \, \mathsf{t}_{\mathsf{PD2}} \! - \! \mathsf{t}_{\mathsf{PD1}} \big|$

OUTPUT RISE/FALL TIME



INPUT SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATIONS INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

CLK INPUT:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.



Power Considerations

This section provides information on power dissipation and junction temperature for the ICS830521I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS830521I is the sum of the core power plus the analog power plus the power dissipated in the load(s).

The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Core and LVDS Output Power Dissipation

- Power (core)_{MAX} = $V_{DD,MAX}$ * ($I_{DD} + I_{DDo}$) = 3.4565V * (40mA + 5mA) = **155.93mW**
- Output Impedance R_{out} Power Dissipation due to Loading 50Ω to $V_{DD}/2$ Output Current $I_{out} = V_{DDO MAX} / [2 * (50\Omega + R_{out})] = 3.465 / [2 * (50\Omega + 15\Omega)] = 26.7mA$
- Power Dissipation on the R_{out} per LVCMOS output Power (R_{out}) = R_{out} * (I_{out})² = 15 Ω * (26.7mA)² = **10.7mW**

Dynamic Power Dissipation at 250MHz

• **Power (250MHz)** = C_{pp} * frequency * $(V_{pp})^2$ = 18pF * 250MHz * $(3.465 \text{V})^2$ = **54.0mW**

Total Power Dissipation

- Total Power
 - = Power (core) $_{MAX}$ + Power (R_{OUT}) Total Power + Power (250MHz) = 155.93mW + 10.7mW + 54.0mW
 - =220.6mW



2. Junction Temperature

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction, TJ, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 101.7°C/W per Table 6.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.221\text{W} * 101.7^{\circ}\text{C/W} = 107.4^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 6. θ_{10} vs. Air Flow Table for 8 Lead TSSOP

θ _{JA} BY Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W			



RELIABILITY INFORMATION

TRANSISTOR COUNT

The transistor count for 83052I is: 967



PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

CYMPOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	8		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83052AGILF	52AIL	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
83052AGILFT	52AIL	8 lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C



REVISION HISTORY SHEET					
Rev	Rev Table Page Description of Change		Date		
В	4A, 4B T8	3 12	Power Supply Tables - corrected V min/max. Ordering Information Table - added lead-free marking.	8/7/06	
В	T8	12	Ordering Information Table - corrected lead-free marking.	3/16/07	
В	T4B	3	2.5V Power Supply Table - corrected units for I & I DD	6/25/08	
В	T5A, 5B, 5C, 5D, 5E,	All, 4, 5, 6 11, 12 17	Updated Header and Footer. Added Note to Tables.Updated Contact Information. Added Power Considerations section. Updated Contact Information.	12/8/11	
В	T8	1 15	Features Section - removed reference to leaded package. Removed prefix ICS in part number. Ordering Information - Removed leaded parts and the LF note below the table. Updated Header and Footer.	12/15/15	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/