







SN54ACT241, SN74ACT241 SCAS516D - JUNE 1995 - REVISED MAY 2023

# SNx4ACT241 Octal Buffers/Drivers with 3-State Outputs

#### 1 Features

- Operation of 4.5-V to 5.5-V V<sub>CC</sub>
- Inputs accept voltages to 5.5 V
- Max t<sub>od</sub> of 8.5 ns at 5 V
- Inputs are TTL compatible


#### 2 Description

These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

#### **Package Information**

PACKAGE1	BODY SIZE (NOM)
N (PDIP, 20)	24.33 mm × 6.35 mm
DW (SOIC, 20)	12.8 mm × 7.5 mm
NS (SOP, 20)	12.6 mm × 5.3 mm
DB (SSOP, 20)	7.2 mm × 5.3 mm
PW (TSSOP, 20)	6.5 mm × 4.4 mm
	N (PDIP, 20)  DW (SOIC, 20)  NS (SOP, 20)  DB (SSOP, 20)

1. For all available packages, see the orderable addendum at the end of the data sheet.






Figure 2-1. Logic Diagram (Positive Logic)



# **Table of Contents**


1 Features	1	5.4 Switching Characteristics
2 Description	1	
3 Revision History		
4 Pin Configuration and Functions	3	7 Detailed Description
		7.1 Overview
5.1 Absolute Maximum Ratings		
		7.3 Device Functional Modes
5.3 Electrical Characteristics		

# **3 Revision History**

C	hanges from Revision C (October 2002) to Revision D (May 2023)	Page
•	Added Package Information table, Pin Functions table, and Thermal Information table	



# **4 Pin Configuration and Functions**






Figure 4-1. SN54ACT241 J or W Package SN74ACT241 DB, DW, N, NS, or PW Package (Top View)

Figure 4-2. SN54ACT241 FK Package (Top View)

**Table 4-1. Pin Functions** 

NAME1	PIN	TYPE	DESCRIPTION
10E	1	I	Output enable 1
1A1	2	I	1A1 input
2Y4	3	0	2Y4 output
1A2	4	I	1A2 input
2Y3	5	0	2Y3 output
1A3	6	I	1A3 input
2Y2	7	0	2Y2 output
1A4	8	I	1A4 input
2Y1	9	0	2Y1 output
GND	10	_	Ground pin
2A1	11	1	2A1 input
1Y4	12	0	1Y4 output
2A2	13	I	2A2 input
1Y3	14	0	1Y3 output
2A3	15	I	2A3 input
1Y2	16	0	1Y2 output
2A4	17	1	2A4 input
1Y1	18	0	1Y1 output
20E	19	I Output enable 2	
VCC	20	_	Power pin



#### **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> (2)	Input voltage range		-0.5	V <sub>CC</sub> +0.5	V
V <sub>O</sub> (2)	Output voltage range	-0.5	V <sub>CC</sub> +0.5	V	
I <sub>IK</sub>	Input clamp current	$(V_1 < 0 \text{ or } V_1 > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ or } V_{CC})$		±50	mA
	Continuous current through V <sub>CC</sub> or GND	)		±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **5.2 Recommended Operating Conditions**

(see Note 1)

		SN54A	SN54ACT241		SN74ACT241		
		MIN	MAX	MIN	MIN MAX		
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
I <sub>OH</sub>	High-level output current		-24		-24	mA	
I <sub>OL</sub>	Low-level output current		24		24	mA	
Δt/Δν	Input transition rise or fall rate		8		8	ns/V	
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 5.3 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т	A= 25°C		SN54A0	CT241	SN74AC	T241	UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I - 50 uA	4.5 V	4.4	4.49		4.4		4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
V	I - 24 mA	4.5 V	3.86			3.7		3.76		V
V <sub>OH</sub>	I <sub>OH</sub> = –24 mA	5.5 V	4.86			4.7		4.76		V
$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V				3.85					
	$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V						3.85		

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	ER TEST CONDITIONS		\ \ <u>\</u>	T,	<sub>Δ</sub> = 25°C		SN54AC	T241	SN74ACT	241	UNIT
PARAMETER	TEST CONDI	IIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	I - 50 A		4.5 V		0.001	0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA		5.5 V		0.001	0.1		0.1		0.1	
V	1 - 24 mA		4.5 V			0.36		0.5		0.44	v
V <sub>OL</sub>	I <sub>OL</sub> = 24 mA		5.5 V			0.36		0.5		0.44	v
	I <sub>OL</sub> = 50 mA <sup>(1)</sup>		5.5 V					1.65			
	I <sub>OL</sub> = 75 mA <sup>(1)</sup>		5.5 V							1.65	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	)	5.5 V			±0.25		±5		±2.5	μA
I <sub>I</sub>	$V_I = V_{CC}$ or GND		5.5 V			±0.1		±1		±1	μA
Icc	V <sub>I</sub> = V <sub>CC</sub> or GND,	I <sub>O</sub> = 0	5.5 V			4		80		40	μA
ΔI <sub>CC</sub> (2)	One input at 3.4 \inputs at GND or		5.5 V		0.6			1.6		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND		5 V		2.5						pF
Co	$V_I = V_{CC}$ or GND		5 V		8						pF

- (1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.
- (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

#### **5.4 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	ROM (INPUT) TO (OUTPUT)		A = 25°C		SN54AC	T241	SN74AC	T241	UNIT
FARAMETER	FROW (INFOT)	10 (001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	- A	V	1.5	6	8.5	1	9.5	1.5	9.5	ne
t <sub>PHL</sub>		Ť	1.5	5.5	7.5	1	9	1.5	8.5	ns
t <sub>PZH</sub>	OE or OE	V	1.5	7	8.5	1	10	1	9.5	no
t <sub>PZL</sub>	OE OF OE	T	2	7	9.5	1	11.5	1.5	10.5	ns
t <sub>PHZ</sub>	OE or OE	V	2	8	9.5	1	11	2	10.5	no
t <sub>PLZ</sub>	OE or OE	T	2.5	6.5	10	1	11.5	2	10.5	ns


## **5.5 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per buffer/driver	$C_L = 50 \text{ pF}, \qquad \qquad f = 1 \text{ MHz}$	45	pF



#### **6 Parameter Measurement Information**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open



#### 7 Detailed Description

#### 7.1 Overview

The 'ACT241 devices are organized as two 4-bit buffers/drivers with separate complementary output-enable  $(1\overline{OE}$  and 2OE) inputs. When  $1\overline{OE}$  is low or 2OE is high, the device passes noninverted data from the A inputs to the Y outputs. When  $1\overline{OE}$  is high or 2OE is low, the outputs are in the high-impedance state

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking or the current-sourcing capability of the driver.

#### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

#### 7.3 Device Functional Modes

#### **Function Tables**

INPL	OUTPUT	
1 <del>OE</del>	1A	1Y
L	Н	Н
L	L	L
Н	X	Z

INPUT	OUTPUT			
20E	2OE 2A			
Н	Н	Н		
Н	L	L		
L	Х	Z		

www.ti.com

17-May-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
5962-89847012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89847012A SNJ54ACT 241FK	Samples
5962-8984701RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984701RA SNJ54ACT241J	Samples
5962-8984701SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984701SA SNJ54ACT241W	Samples
SN74ACT241DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD241	Samples
SN74ACT241DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT241	Samples
SN74ACT241DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT241	Samples
SN74ACT241N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT241N	Samples
SN74ACT241NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT241	Samples
SN74ACT241PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD241	Samples
SNJ54ACT241FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89847012A SNJ54ACT 241FK	Samples
SNJ54ACT241J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984701RA SNJ54ACT241J	Samples
SNJ54ACT241W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8984701SA SNJ54ACT241W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

## PACKAGE OPTION ADDENDUM

www.ti.com 17-May-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ACT241, SN74ACT241:

Catalog: SN74ACT241

Military: SN54ACT241


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-May-2023

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT241DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT241DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT241NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT241PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 17-May-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT241DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ACT241DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT241NSR	so	NS	20	2000	367.0	367.0	45.0
SN74ACT241PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-May-2023

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89847012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8984701SA	W	CFP	20	1	506.98	26.16	6220	NA
SN74ACT241DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ACT241N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ACT241FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54ACT241W	W	CFP	20	1	506.98	26.16	6220	NA

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated