# **SMD Low ESR Conductive Polymer Capacitors** in Hermetic package, COTS-Plus






#### **FEATURES**

- · Aerospace & Hi-Rel applications
- Low ESR conductive polymer electrode
- 100% surge current tested
- · Ceramic case hermetic packaging
- · Stability under humidity and ambient atmosphere exposure
- · Large case sizes including CTC-21D provide high capacitance values
- Specific codes meet NASA EEE-INST-002, Level 2 requirements



Elektra Award 2015

### **MARKING** 9 CASE



### **APPLICATIONS**


- Aerospace
- Defence
- Power supplies
- · Pulse power


### **CASE DIMENSIONS: millimeters (inches)**

Code	Туре	L	W	H Max.	W <sub>1</sub>	W <sub>2</sub>	Α	S Min.
9 (CTC-21D)	J-lead (C-shape)	12.00 ± 0.50 (0.472 ± 0.020)	12.50 ± 0.50 (0.492 ± 0.020)	8.45 (0.333)	12.30 ± 0.50 (0.484 ± 0.020)	4.15 ± 0.10 (0.163 ± 0.004)	2.30 ± 0.50 (0.091 ± 0.020)	6.50 (0.256)
9 (CTC-21D)	J-lead (L-shape)	11.50 ± 0.50 (0.453 ± 0.020)	12.50 ± 0.50 (0.492 ± 0.020)	6.15 (0.242)	12.50 ± 0.50 (0.492 ± 0.020)	-	1.90 ± 0.50 (0.075 ± 0.020)	7.00 (0.276)
9 (CTC-21D)	Undertab	11.00 ± 0.20 (0.433 ± 0.008)	12.50± 0.20 (0.492 ± 0.008)	5.95 (0.234)	10.50± 0.20 (0.413 ± 0.008)	-	1.50± 0.20 (0.059 ± 0.008)	7.80 (0.307)


### 'J' Lead Termination (C-shape)









### 'J' Lead Termination (L-shape)



#### **Undertab Termination**







KYDCER3 | The Important Information/Disclaimer is incorporated in the catalog where these specifications came from or available online at www.kyocera-avx.com/disclaimer/ by reference and should be reviewed in full before placing any order.


# **SMD Low ESR Conductive Polymer Capacitors** in Hermetic package, COTS-Plus



#### **TECHNICAL SPECIFICATIONS**

Technical Data:		All technic	All technical data relate to an ambient temperature of +25°C  22 µF to 330 µF (for extended range under development, contact manufacturer)								
Capacitance Range:	22 μF to 3										
Capacitance Tolerance:	±20%										
Leakage Current DCL:		0.1CV									
Rated Voltage (VR)	≤ +85°C:	10	16	25	35	50	75	100			
Category Voltage (VC)	≤ +125°C:	7	11	17	23	33	50	66			
Temperature Range:	-55°C to +125°C										
Termination Finish:	Gold Plati	Gold Plating (Undertab), Gold Plating (J-lead/L-shape), Sn/Pb Plating (J-lead/ C-shape, L-shape)									

# **HOW TO ORDER**





C = 'J' lead C-shape (Sn/Pb) J = 'J' lead L-shape (Gold) L = 'J' lead L-shape (Sn/Pb) U = Undertab C, L = Non RoHS





# CAPACITANCE AND VOLTAGE RANGE (CASE CODE BEFORE THE BRACKETS)

Capac	citance	Rated Voltage DC (VR) at 85°C										
μF	Code	10V (A)	16V (C)	25V (E)	35V (V)	50V (T)	75V ( <u>P</u> )	100V ( <u>A</u> )				
22	226							9(150)				
33	336						9(120)					
47	476					9(70)						
68	686											
100	107				9(55)							
150	157			9(50)	9(55)							
220	227		9(40)									
330	337	9(40)										

Released ratings, (ESR ratings in m0hms in parentheses)

# **SMD Low ESR Conductive Polymer Capacitors** in Hermetic package, COTS-Plus



#### RATINGS & PART NUMBER REFERENCE


Part No.	Case Size	Capacitance (μF)	Rated Voltage (V)	Rated Temperature (°C)	Category Voltage (V)	Category Temperature (°C)	DCL Max. (µA)	DF Max. (%)	ESR Max. @ 100kHz	100kHz RMS Current (A)			Endurance at 85°C (hrs)
							,		(mΩ)	25°C	85°C	125°C	
	10 Volt @ 85°C												
TCH9337M010W0040#	9	330	10	85	7	125	330	8	40	3.16	2.84	1.26	2000
16 Volt @ 85°C													
TCH9227M016W0040#	9	220	16	85	10	125	352	8	40	3.16	2.84	1.26	10000
	25 Volt @ 85°C												
TCH9157M025W0050#	9	150	25	85	17	125	375	8	50	2.83	2.55	1.13	10000
				;	35 Volt @ 85	°C							
TCH9107M035W0055#	9	100	35	85	23	125	350	8	55	2.69	2.42	1.08	10000
TCH9157M035W0055#	9	150	35	85	23	125	525	8	55	2.69	2.42	1.08	2000
TCH9157M035WS055C	9	150	35	85	23	125	525	8	55	2.69	2.42	1.08	2000
					50 Volt @ 85	°C							
TCH9476M050W0070#	9	47	50	85	33	125	235	8	70	2.39	2.15	0.96	10000
TCH9476M050WS070C	9	47	50	85	33	125	235	8	70	2.39	2.15	0.96	10000
					75 Volt @ 85	°C							
TCH9336M075W0120#	9	33	75	85	50	125	248	8	120	1.82	1.64	0.73	2000
TCH9336M075WS120C	9	33	75	85	50	125	248	8	120	1.82	1.64	0.73	2000
				1	00 Volt @ 85	°C							
TCH9226M100W0150#	9	22	100	85	66	125	220	8	150	1.63	1.47	0.65	10000
TCH9226M100WS150C	9	22	100	85	66	125	220	8	150	1.63	1.47	0.65	10000

All technical data relates to an ambient temperature of +25°C. Capacitance and DF are measured at 120Hz, 0.5RMS with a maximum DC bias of 2.2V. DCL is measured at rated voltage after 5 minutes.

Moisture Sensitivity Level (MSL) is defined according to J-STD-020. All TCH products are MSL1.

#### RECOMMENDED DERATING FACTOR

Voltage and temperature derating as percentage of Vr



168

# **SMD Low ESR Conductive Polymer Capacitors** in Hermetic package, COTS-Plus



### **QUALIFICATION TABLE**

TEST	TCH low ESR hermetic series (Temperature range -55°C to +125°C)													
TEST		Cond	ition	Characteristics										
				Visual examination	no visible	damage								
			ted voltage for 2000 (10 000) leaving min. 2 hours at room	DCL	1.25 x initial limit									
Endurance	temperatu	re. Also determine of 1	25°C temperature, category	ΔC/C	within ±20% of initial value									
			nd then leaving min. 2 hours at $r$ impedance to be < 3 $\Omega$ .	DF	1.5 x initial limit									
			•	ESR	2 x initial l	2 x initial limit								
				Visual examination	no visible damage									
				DCL	2 x initial l	imit								
Storage Life	Store at 12	25°C, no voltage applie perature for 1-2 hours l	d, for 2000 hours. Stabilize at	ΔC/C	within ±20	)% of initial	value							
	Toom tem	perature for 1 2 flours	Defore measuring.	DF	1.5 x initia	l limit								
				ESR	2 x initial limit									
				Visual examination	no visible damage									
				DCL	1.25 x initial limit									
Humidity			umidity for 56 days, with no n temperature and humidity for	ΔC/C	within ±10% of initial value									
	min. 2 hou	ırs before measuring.		DF	initial limit	t								
				ESR	1.25 x initi	ial limit								
	Step	Temperature°C	Duration (min)		+20°C	-55°C	+20°C	+85°C	+125°C	+20°C				
	1	+20	15	DCL	*	n/a	IL*	10 x IL*	12.5 x IL*	*				
Temperature	3	-55 +20	15 15		+				-					
Stability	4	+85	15 15	ΔC/C	n/a	+0/-20%	±5%	+20/-0%	+30/-0%	±5%				
	5	+125	15	DF	IL*	1.5 x IL*	IL*	1.5 x IL*	2 x IL*	IL*				
	6	+20	15	ESR	1.25 x IL*	1.25 x IL*	1.25 x IL*	1.5 x IL*	1.5 x IL*	1.25 x IL				
		erature: 85°C+3/0°C		Visual examination	no visible damage									
	1.15 x rate	age: 1.3 x rated voltage d voltage (for Ur > 50V	)	DCL	initial limit									
Surge Voltage	1000Ω (for	r Ur > 50V)	Ω (for Ur ≤ 50V),	ΔC/C	within ±20	within ±20% of initial value								
voltage	Number o	resistance: 33Ω f cycles: 1000x	DF	initial limit	initial limit									
	Cycle dura	ation: 6 min; 30 sec cha 5 min 30 sec c		ESR	1.25 x initial limit									
				Visual examination	no visible damage									
	MII-STD 3	202 Mathad 212 Cand	ition C 100 C pook	DCL	initial limit									
Mechanical		202, Method 213, Cond 202, Method 204, Conc		ΔC/C	within ±10% of initial value									
Shock/Vibration	10 Hz to 2	,000 Hz, 20 G peak	DF	initial limit										
			ESR	1.25 x initial limit										