STW34NM60N

N-channel 600 V, 0.092 Ω typ., 31.5 A MDmesh™ II Power MOSFETs in a TO-247 package

Datasheet - production data



TO-247

Figure 1. Internal schematic diagram



Features

Order code	V_{DSS}	$R_{DS(on)}$	I_D	P_{TOT}
STW34NM60N	600 V	0.105 Ω	31.5 A	250 W

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1. Device summary

Order codes	Marking	Packages	Packaging
STW34NM60N	34NM60N	TO-247	Tube

Contents

1 Electrical ratings 3

2 Electrical characteristics 4

2.1 Electrical characteristics (curves) 6

3 Test circuits 8

4 Package information 9

4.1 TO-247 package information 9

5 Revision history 11

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	600	V
V_{GS}	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at T_C = 25 °C	31.5	A
I_D	Drain current (continuous) at T_C = 100 °C	20	A
I_{DM} (1)	Drain current (pulsed)	126	A
P_{TOT}	Total dissipation at T_C = 25 °C	250	W
I_{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{jmax})	7	A
E_{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D=I_{AS}, V_{DD}= 50 V)	345	mJ
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt(3)	MOSFET dv/dt ruggedness	50	V/ns
T_{stg}	Storage temperature	-55 to 150	°C
T_j	Max. operating junction temperature	150	°C

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 31.5$ A, di/dt $\leq$ 400 A/µs, V_{DS} peak $\leq V_{(BR)DSS}$, V_{DD} = 80% $V_{(BR)DSS}$
3. $V_{DS} \leq 480$ V

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case max	0.5	°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-amb max	50	

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage (V_{GS}= 0)	I_D = 1 mA	600			V
I_{DSS}	Zero gate voltage drain current (V_{GS} = 0)	V_{DS} = 600 V V_{DS} = 600 V, Tc=125 °C			1 100	µA µA
I_{GSS}	Gate body leakage current (V_{DS} = 0)	V_{GS} = ± 25 V			±100	nA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 250 µA	2	3	4	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D= 14.5 A		0.092	0.105	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} =100 V, f=1 MHz, V_{GS}=0	-	2722	-	pF
C_{oss}	Output capacitance		-	173	-	pF
C_{rss}	Reverse transfer capacitance		-	1.75	-	pF
$C_{oss\ eq.}$ (1)	Equivalent capacitance time related	V_{GS} = 0, V_{DS} = 0 to 480 V	-	458	-	pF
$t_{d(on)}$	Turn-on delay time	V_{DD} = 300 V, I_D = 15.75 A, R_G=4.7 Ω, V_{GS}=10 V *(see Figure 19 and 14)*	-	18	-	ns
t_r	Rise time		-	36	-	ns
$t_{d(off)}$	Turn-off delay time		-	104	-	ns
t_f	Fall time		-	73	-	ns
Q_g	Total gate charge	V_{DD} = 480 V, I_D = 31.5 A V_{GS} =10 V *(see Figure 15)*	-	84	-	nC
Q_{gs}	Gate-source charge		-	14	-	nC
Q_{gd}	Gate-drain charge		-	45	-	nC
R_G	Intrinsic gate resistance	f = 1 MHz, gate DC Bias=0 test signal level=20 mV open drain	-	2.9	-	Ω

1. $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		31.5	A
I_{SDM}(1)	Source-drain current (pulsed)		-		126	A
V_{SD}(2)	Forward on voltage	I_{SD}= 31.5 A, V_{GS}=0	-		1.6	V
t_{rr}	Reverse recovery time	I_{SD}= 31.5 A, V_{DD}= 60 V di/dt = 100 A/µs, *(see Figure 16)*	-	412		ns
Q_{rr}	Reverse recovery charge		-	8		µC
I_{RRM}	Reverse recovery current		-	39		A
t_{rr}	Reverse recovery time	I_{SD}= 31.5 A,V_{DD}= 60 V di/dt=100 A/µs, T_j=150 °C *(see Figure 16)*	-	490		ns
Q_{rr}	Reverse recovery charge		-	10		µC
I_{RRM}	Reverse recovery current		-	43		A

1. Pulse width limited by safe operating area
2. Pulsed: Pulse duration = 300 µs, duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area



Figure 3. Thermal impedance



Figure 4. Output characteristics



Figure 5. Transfer characteristics



Figure 6. Gate charge vs gate-source voltage



Figure 7. Static drain-source on-resistance



Figure 8. Capacitance variations



Figure 9. Output capacitance stored energy



Figure 10. Normalized gate threshold voltage vs temperature



Figure 11. Normalized on-resistance vs temperature



Figure 12. Normalized B_{VDSS} vs temperature



Figure 13. Source-drain diode forward characteristics



3 Test circuits

Figure 14. Switching times test circuit for resistive load



Figure 15. Gate charge test circuit



Figure 16. Test circuit for inductive load switching and diode recovery times



Figure 17. Unclamped inductive load test circuit



Figure 18. Unclamped inductive waveform



Figure 19. Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

4.1 TO-247 package information

Figure 20. TO-247 drawing



Table 7. TO-247 mechanical data

Dim.	mm.		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
∅P	3.55		3.65
∅R	4.50		5.50
S	5.30	5.50	5.70

5 Revision history

Table 8. Document revision history

Date	Revision	Changes
25-Mar-2015	1	Initial release.
30-Mar-2015	2	Updated *Figure 2: Safe operating area* and *Figure 3: Thermal impedance*.