# UB-Suffix Series CMOS Gates

The UB Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired. The UB set of CMOS gates are inverting non–buffered functions.

#### Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linear and Oscillator Applications
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacements for Corresponding CD4000 Series UB Suffix Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.




### **ON Semiconductor®**

http://onsemi.com



D SUFFIX CASE 751A


#### MARKING DIAGRAM



XX	= Specific Device Code
A	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week
G	= Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.



LOGIC DIAGRAMS

V<sub>DD</sub> = PIN 14 V<sub>SS</sub> = PIN 7 FOR ALL DEVICES

#### **PIN ASSIGNMENTS**

#### MC14001UB Quad 2–Input NOR Gate

\_\_\_\_\_

in 1 <sub>a</sub> C	1•	14	] v <sub>dd</sub>
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>
OUT <sub>A</sub>	3	12	] IN 1 <sub>D</sub>
out <sub>b</sub> [	4	11	] OUT <sub>D</sub>
IN 1 <sub>B</sub> [	5	10	] OUT <sub>C</sub>
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>
v <sub>ss</sub> [	7	8	] IN 1 <sub>C</sub>

#### MC14011UB Quad 2-Input NAND Gate IN 1<sub>A</sub> [] 1 ● 14 🛛 V<sub>DD</sub> IN 2<sub>A</sub> [] 2 13 | IN 2<sub>D</sub> OUT<sub>A</sub> [] 3 12 | IN 1<sub>D</sub> OUT<sub>B</sub> [] 4 11 0UT<sub>D</sub> 10 0UT<sub>C</sub> IN 1<sub>B</sub> 🛛 5 IN 2<sub>B</sub> [] 6 9 | IN 2<sub>C</sub> V<sub>SS</sub> [] 7 8 | IN 1<sub>C</sub>

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V <sub>SS</sub> )
----------------------------	---

				- 55	5°C		25°C		125	S°C	
Characteristi	ic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ Vdc})$ $(V_O = 9.0 \text{ Vdc})$ $(V_O = 13.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15		1.0 2.0 2.5		2.25 4.50 6.75	1.0 2.0 2.5		1.0 2.0 2.5	Vdc
$(V_{O} = 0.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	4.0 8.0 12.5	- - -	4.0 8.0 12.5	2.75 5.50 8.25	- - -	4.0 8.0 12.5	- - -	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>OH</sub>	5.0 5.0 10 15	-1.0 -0.25 -0.62 -1.8	- - -	-0.75 -0.2 -0.4 -1.5	-1.7 -0.36 -0.9 -3.5	- - -	-0.55 -0.14 -0.15 -1.0	- - -	mAdo
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.1 3.4	0.88 2.25 8.8	- - -	0.36 0.7 2.4	- - -	mAdo
Input Current		l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
Total Supply Current (Notes 3, 4) $I_T$ (Dynamic plus Quiescent, Per Gate $C_L = 50 \text{ pF}$ )		Ι <sub>Τ</sub>	5.0 10 15			$I_{T} = (0.0)$ $I_{T} = (0.0)$	3 μA/kHz) f + 6 μA/kHz) f + 8 μA/kHz) f +	⊦ I <sub>DD</sub> /N			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where:  $I_T$  is in  $\mu$ H (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.

#### SWITCHING CHARACTERISTICS (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	tτLH	5.0 10 15		180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>THL</sub>	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 22 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.50 \text{ ns/pF}) C_L + 15 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15		90 50 40	180 100 80	ns

5. The formulas given are for the typical characteristics only at 25°C.


6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14001UBDG	SOIC-14 (Pb-Free)	55 Units / Rail
NLV14001UBDG*	SOIC-14 (Pb-Free)	55 Units / Rail
MC14001UBDR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
NLV14001UBDR2G*	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC14011UBDG	SOIC-14 (Pb-Free)	55 Units / Rail
NLV14011UBDG*	SOIC-14 (Pb-Free)	55 Units / Rail
MC14011UBDR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
NLV14011UBDR2G*	SOIC-14 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.




20 ns 20 ns INPUT V<sub>DD</sub> 90% 50% 10% •0 V t<sub>PLH</sub> t<sub>PHL</sub> ۰۷<sub>ОН</sub> 90% OUTPUT 50% INVERTING 10% .V<sub>OL</sub> t<sub>THL</sub> t<sub>TLH</sub>


\*All unused inputs of AND, NAND gates must be connected to  $V_{DD}$ . All unused inputs of OR, NOR gates must be connected to  $V_{SS}$ .


#### Figure 1. Switching Time Test Circuit and Waveforms


#### MC14001UB CIRCUIT SCHEMATIC



MC14011UB CIRCUIT SCHEMATIC (1/4 of Device Shown)











Figure 3. Typical Voltage Transfer Characteristics versus Temperature








Figure 5. Typical Output Sink Characteristics


# DUSEU

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L

#### DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	SB42565B     Electronic versions are uncontrolled except when accessed directly from the Document Repository       Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2		

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales