

INTEGER-N PLL WITH INTEGRATED VCO

¹FEATURES

- **Fully Integrated VCO**
- **Low Phase Noise: –137dBc/Hz at 600kHz, f**_{VCO} of 1.9GHz
- **Low Noise Floor: –158dBc/Hz at 10MHz Offset**
- **Integer-N PLL**
- **Input Reference Frequency range: 10MHz to 104MHz**
- **VCO Frequency Divided by 2-4 Output**
- **Output Buffer Enable Pin**
- **Programmable Charge Pump Current**
- **Hardware and Software Power Down**
- **3-Wire Serial Interface**
- **Single Supply: 4.5V to 5.25V Operation**

APPLICATIONS

- **Wireless Infrastructure**
	- **WCDMA, CDMA, GSM**
	- **Wideband Transceivers**
	- **Wireless Local Loop**
	- **RFID Transceivers**
	-
	-

Clock generation Clock generation A. See the Application Information section for **FLO generation** Loop Filter Design procedures.

AVAILABLE DEVICE OPTIONS

DESCRIPTION

TRF3762-E is a high performance, highly integrated frequency synthesizer, optimized for high performance applications. The device includes a low-noise, voltage-controlled oscillator (VCO) and an integer-N PLL. TRF3762-E integrates divide-by 1, 2, or 4 options for a more flexible output frequency range. The device is controlled through a 3-wire serial-programming-interface (SPI) interface. For power sensitive applications, the device can be powered down by the SPI interface or externally via CHIP_EN (pin 2).

The TRF3762-E offers the ability to reduce lock time when compared to the TRF3761-E device. The TRF3762-E was designed so that the external loop filter is the determining factor in the setting of lock time. Typical lock times for the TRF3762-E are less than 350µs (depending on the loop filter circuit). All other features of the TRF3762-E are identical to the TRF3761-E including superior phase noise and spurious output as well as the programming model and register mapping. The TRF3762-E is pin-to-pin compatible to the TRF3761-E.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[TRF3762](http://focus.ti.com/docs/prod/folders/print/trf3762.html)

Alex

SLWS205A–JANUARY 2008–REVISED MAY 2008... **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Thermal pad size: 177×177 mils.

Functional Block Diagram

TERMINAL FUNCTIONS

(1) Power Supply = V_{CC} = DVDD1, AVDD1, AVDD_PRES, AVDD_VCOBUF, AVDD, AVDD_CAPARRAY, AVDD_BUF, AVDD_VCO,
AVDD_BIAS, AVDD_CP, AVDD_REF, DVDD2

EXAS

TERMINAL FUNCTIONS (continued)

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

(1) Determined using JEDEC standard JESD-51 with High K board.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

ELECTRICAL CHARACTERISTICS

Supply voltage = V_{CC} = 4.5V to 5.25V, T_A = -40 to 85 °C (unless otherwise noted)

TIMING REQUIREMENTS

Supply voltage = V_{CC} = 4.5V to 5.25V, T_A = -40 to 85 °C

A. The first 4 bits, DB(3-0), of data are Address bits. The 28 remaining bits, DB(31-4), are part of the command. The command is little endian or lower bits first.

Figure 1. Serial Programming Timing Diagram

TRF3762-E ELECTRICAL CHARACTERISTICS

Supply voltage = V_{CC} = 5V, T_A = -40 to 85 °C (unless otherwise noted)

(1) See Application Circuit [Figure 15.](#page-19-0)

(2) PFD = 200kHz, Loop Filter BW = 15kHz, Output frequency step = 200kHz.

(3) Reference oscillator RMS phase error = 0.008250° , RMS jitter = 881.764 fs.

−160 −150 −140 −130 −120 −110 −100 −90 −80 −70

Phase Noise − dBc/Hz

Phase Noise - dBc/Hz

SLWS205A–JANUARY 2008–REVISED MAY 2008... **www.ti.com**

f − Frequency − Hz

1k 10k 100k 10M

1M

TRF3762-E TYPICAL CHARACTERISTICS

TRF3762-E TYPICAL CHARACTERISTICS (continued)

SERIAL INTERFACE PROGRAMMING REGISTERS DEFINITION

The TRF3762 features a 3-wire serial programming interface that controls an internal, 32-bit shift register. There are a total of 3 signals that need to be applied: the CLOCK (pin 3), the serial DATA (pin 4) and the STROBE (pin 5). The DATA (DB0-DB31) is loaded LSB first and is read on the rising edge of the CLOCK. The STROBE is asynchronous to the CLOCK and at its rising edge the data in the shift register gets loaded onto the selected internal register. The first four bits (DB0-DB3) is the address to select the available internal registers.

A. The first 4 bits, DB(3-0), of data are Address bits. The 28 remaining bits, DB(31-4), are part of the command. The command is little endian or lower bits first.

Figure 11. Serial Programming Timing Diagram

Reference Clock Divider (RDiv)								Anti Backlash		PFD D ◡∟	TRIS \sim $\overline{}$	CP. - - ∼⊤ ا ت	Full Cal Rea		
DB16	DB17	DB18	DB19	DB20	DB21	DB22	DB23	DB24	DB25	DB26	DB27	DB28	DB29	DB30	DB31

Figure 12. Register 1

Table 1. Register 1: Device Setup

REGISTER 1 MAPPING							
Data Field	DB31	FULL_CAL_REQ	This is a read only bit, that indicates if a power-up cal is required	0 power-up cal is not required 1 power-up cal is required			
	DB30	CP_TEST	TI internal use only	1 test enabled			
	DB29	TRIS_CP	High-impedance state charge pump output	1 CP high-impedance state 0 for normal operation			
	DB28	PFD_POL	Selects Polarity of PFD, should match polarity of VCO gain. If using external VCO with Negative gain then set to 0 and vise versa. The internal VCO has positive gain so set to positive(1)	0 negative 1 positive			
	DB27 ABPW1		ABPW<1,0>: anti-backlash pulse width	00 1.5ns delay 01 0.9ns delay 10 3.8ns delay 11 2.7ns delay			
	DB26	ABPW0					
	DB25	RDIV_13	14-bit reference clock divider	RDIV<13,0>:0001: divide by 1			
	DB24	RDIV_12		RDIV<13,0>:0010: divide by 2 RDIV<13,0>:0011: divide by 3			
	DB23	RDIV_11					
	DB22	RDIV_10					
	DB21	RDIV_9					
	DB20	RDIV_8					
	DB19	RDIV_7					
	DB18 RDIV ₆						
	DB17	RDIV ₅					
	DB16	RDIV_4					
	DB15	RDIV_3					
	DB14	RDIV ₂					
	DB13	RDIV_1					
	DB12	RDIV_0					
	DB11	PD_BUFOUT	If $DB10 = 0$ then it controls power down of output buffer	<db10:11>: 00 default; output buffer on 01 output buffer off 1x output buffer on/off controlled by OUTBUF_EN pin</db10:11>			
	DB10	OUTBUF EN SEL	Select Output Buffer enable control:	0 internal 1 through OUTBUF_EN pin			
	DB ₉	OUT MODE 1	OUTBUFMODE<1,0>: Selection of RF	00 divide by 1			
	DB ₈	OUT_MODE_0	output buffer division ratio	01 divide by 2 10 divide by 4			
	DB7	ICP ₂	ICP<2,0>: select charge pump current				
	DB ₆	ICP1	(1 mA step). From 1.4mA to 11.2mA with Rbias set to 2.37K Ω .				
	DB ₅	ICP ₀					
	DB4	RESET	Registers reset	1 high 0 low for normal operation			
Address	DB ₃		Address Bits <3,0>=0000 for register 1				
Bits	DB ₂						
	DB1						
	DB ₀						

OUT MODE<1,0>: TRF3762 has an optional divide by 2 or 4 output, which is selectable by programming bits <OUT MODE 1, OUT MODE 0 > of register 1 (see [Table 1](#page-10-0)).

CP TEST: By setting bit DB30 to 1 it is possible to test the PFD up or down pulses. Internal TI use only.

TRIS CP: If bit DB29 is set to 1, the charge pump output goes in tri-state. For normal operation, DB29 must be set to 0.

ABPW: Bits <DB27, DB26> are used to program the width of the anti-backlash pulses of the PFD. The user selects one of the following values: 0.9ns, 1.5ns, 2.7ns and 3.8ns. Backlash can occur when Fpfd becomes phase aligned with Fout of the VCO. This will cause a high impedance state on the phase detector and allow the output frequency to drift until the phase difference is enough to cause the phase detector to start sending signals to the charge pump to correct the difference. This slight variation will show up as a sub harmonic of the pfd signal in the passband of the loop filter which would result in a significant spur in the output of the VCO. It is recommended that the anti-backlash pulse be set to the 1.5ns which gives the best spur reduction for the TRF3762.

PFD POL: Bit DB28 of register 1 sets the polarity of the PFD. A Low (0) selects a negative polarity, and a High (1) selects a positive polarity. By choosing the correct polarity, the TRF3762 will works with an external VCO having both positive and negative gain (Kv). For example if an external VCO has a Kv = -23MHz/V then the PFD polarity would need to be negative, so DB28 would be set to a Low (0). When using the internal VCO with a Kv of 23MHz/V, the PDF_POL should be set to 1.

RDiv: A 14-bit word programs the RDiv for the reference signal, DB25 is the MSB and DB12 is the LSB. RDiv value is determined by dividing the reference frequency by the channel step size. For example if the reference frequency is 10MHz and the channel step size is 200KHz then RDiv would be 50. This sets up the Fpfd for the phase detector, in other words the reference frequency will be divided down by a factor of RDiv which in this example is 50.

ICP: Bits <DB7, DB5> set the charge pump current.

$$
I_{\rm CP} = \frac{1.2 \, \rm V}{R_{\rm bias1}} \times (N+1) \times \frac{22.168}{8} \tag{1}
$$

which reduces to:

$$
I_{\rm CP} = \frac{3.3252 \times (N+1)}{R_{\rm bias1}}
$$
 (2)

where $N =$ decimal value of [Reg1 DB $lt; 7:5$ >]. The range is set by N and Rbias2. It is recommended that Icp be set to 7mA or <DB7, DB5>=101.

OUTBUF_EN_SEL: Output buffer on/off state is controlled through serial interface or an external pin. If bit DB10 is a 0 (default state) the output buffers state is elected through bit DB11. If DB10 is a 1, the buffers on/off are directly controlled by the OUTBU_EN pin.

RESET: Setting bit DB4 to 1, all registers are reset to default values.

Refer to **Register 1** under the *Application Information* section.

Reference Frequency: The 14 bits <DB17, DB4> are used to specify the input reference frequency as multiples of 10kHz. Bits <DB10,DB4> specify the integer part of the reference frequency expressed in MHz. Bits <DB17,DB11> set the fraction part. Those values are then used during the calibration of the internal VCO. For example if using a 20MHz reference oscillator then bits<DB10,DB4> would be 0010100 and bits<DB17,DB11> would be 0000000. If the reference oscillator is 13.1MHz then bits<DB10,DB4> would be 0001101 and bits<DB17,DB11> would be 0001010.

Start Calibration: A 1 in DB31 starts the internal VCO calibration. When the calibration is complete, DB31 bit is internally reset to 0.

FOUT<12,0>: This 13-bit word <DB30,DB18> specifies the VCO output frequency in MHz. If output frequency is not a integer multiple of MHz, this value must be approximated to the closest integer in MHz.

Refer to **Register 2** under the *Application Information* section.

Figure 14. Register 3

Table 3. Register 3: A and B Counters

Texas **INSTRUMENTS**

B<12,0>: This 13-bit word <DB24,DB12> controls the value of the B counter of the N divider. The valid range is from 3 to 8191.

A<5,0>: These 6 bits <DB11,DB6> control the value of the A counter. The valid range is from 0 to 63.

PRESC MOD<1,0>: These bits <DB5,DB4> define the mode of the dual-modulus prescaler according to [Table 3.](#page-13-0)

START_LK: TRF3762 does not load the serial interface registers values into the dividers registers until bit DB29 of register 3 is set to 1. After TRF3762 is locked to the new frequency, bit DB29 is internally reset to 0.

Refer to **Register 3** under the *Application Information* section.

FUNCTIONAL DESCRIPTION

VCO

The TRF3762 integrates a high-performance, LC tank, voltage-controlled oscillator (VCO). For each of the devices of the TRF3762 family, the inductance and capacitance of the tank are optimized to yield the best phase-noise performance. The VCO output is fed externally and to the prescaler through a series of very low noise buffers, that greatly reduce the effect of load pulling onto the VCO.

Divide by 2, by 4, and Output Buffer

To extend the frequency coverage, the TRF3762 integrates a divide by 2 and by 4 with very low noise floor. The VCO signal is fed externally through a final open-collector differential-output buffer. This buffer is able to provide up to 3dBm (typical) of power into a 200Ω differential resistive load. The open-collector structure gives the flexibility to choose different load configurations to meet different requirements.

N-Divider

Prescaler Stage

This stage divides down the VCO frequency before the A and B counters. This is a dual-modulus prescaler and the user can select any of the following settings: 8/9, 16/17, 32/33, and 64/65. Prescaling is used due to the fact that the internal devices are limited in frequency operations of 200MHz. To determine the proper prescaler value, Fout which is the frequency out of the VCO is divided by the numerator of the prescaler if the answer is less than 200MHz then that is the prescalar to use, see Equation 3. If the value is higher than 200MHz then repeat this procedure with the next prescalar numerator until a value of 200MHz or less is achieved. Refer to Synthesizing a Selected Frequency in the [Section 7](#page-16-0) Register 3.

 $\frac{F_{\text{OUT}}}{F_{\text{200MHz}}}$ P rescalar $_{num}$

(3)

A and B Counter Stage

The TRF3762 includes a 6-bit A counter and a 13-bit B counter that operate on the output of the prescaler. The A counter can take values from 0 to 63, while the B counter can take values from 3 to 8191. Also, the value for the B counter must be greater than or equal to the value for the A counter. The A and B counter with the prescaler stage create the VCO N-divider, see [Equation 4](#page-15-0) and [Equation 5](#page-15-0). Refer to Synthesizing a Selected Frequency in the [Section 7](#page-16-0) Register 3.

$$
N = \frac{F_{OUT}}{F_{PFD}} = (A_{COUNTER} + Prescalar_{num} \times B_{COUNTER})
$$
\n
$$
\frac{N}{Prescalar_{num}} = x_{integer} \times y_{decimal}, \Rightarrow
$$
\n
$$
B_{COUNTER} = x_{integer} \text{ and } A_{COUNTER} = Prescalar_{num} \times y_{decimal}
$$
\n(5)

Reference Divider

TRF3762 includes a 14-bit RDiv, also known as RDiv, that allows the input reference frequency to be divided down to produce the reference clock to the phase frequency detector (PFD) this clock is also known as F_{PFD} which is also the channel step size. Division ratios from 1 to 16,383 are allowed. To determine R_{DIV} use Equation 6.

$$
R_{\text{DIV}} = \frac{F_{\text{REF_IN}}}{F_{\text{PFD}}}
$$
\n(6)

The output frequency (F_{OUT}) is determined using Equation 7.

$$
F_{OUT} = F_{PFD} \times N = \frac{F_{REF_IN}}{R_{DIV}} \times (A_{COUNTER} + Prescalar_{num} \times B_{COUNTER})
$$
\n(7)

Phase Frequency Detector (PFD) and Charge Pump Stage

The outputs of the RDiv and the N counter are fed into the PFD stage, where the two signals are compared in frequency and phase. The TRF3762 features an anti-backlash pulse, whose width is controllable by the user through the serial programming interface. The PFD feeds the charge pump, whose output current pulses are fed into an external loop filter, which eventually produces the tuning voltage needed to control the integrated VCO to the desired frequency.

Mux Out

MUX OUT pin (39) provides a communication port to the microcontroller circuit. See [Table 4](#page-17-0) in the Application Information section.

Div 1/2/4

Div 1/2/4 is the frequency divider for the TRF3762. This circuit can be programmed thru the serial programming interface (SPI) to divide the output frequency of the VCO by 1, 2 or 4. This feature allows for the same loop filter design to be used for any of the 3 divide by modes, 1, 2 and 4. For example, if the VCO is running at 1499MHz to 1608MHz band then with the same exact circuit, run the output in the divide by 2 mode 749.5MHz to 804MHz band or in the divide by 4 mode 374.75MHz to 402MHz.

Serial interface

The programming interface pins (3, 4, 5) to the chip are the serial programming interface (SPI). The interface requires a Clock, Data, and Strobe signal to operate. See timing diagram [Figure 11.](#page-9-0)

CHIP ENABLE

This feature provides a way to shut down the chip when not needed in order to conserve power. CHIP_EN Pin (2) needs to be High for normal operation.

Buffer Power Down

PD_OUTBUFF pin (1), when enabled in software can provide a -40dB reduction in the output power while the VCO is locked and running. This feature is to help with isolation between RX and TX.

APPLICATION INFORMATION

Initial Calibration and Frequency Setup at Power Up

The integrated high performance VCO requires an internal frequency calibration at power up. To perform such calibration the following procedure is recommended:

- Apply 5V power supply to IC.
- Apply an input reference frequency to pin (38) and ensure the signal is stable.
- Turn on the TRF3762 using the chip enable pin (CHIP_EN, pin 2), by applying 5V. **Register 1**
- Setup the device through Register 1 referencing [Table 1](#page-10-0).
	- a. The first 4 bits of the 32-bit code sent to the chip are set DB <3:0> to 0000; which is the address of register 1.
	- b. Bit 5, DB4, sets the soft reset for the chip. Soft reset allows for the registers to be reset without powering down the chip. If a soft reset is used then write to register 1 twice: once with DB4 set high and once with DB4 set low. Typically, this bit is only used when the chip has been powered up and registers 1, 2, and 3 have already been written to, so on power-up reset is not required, so DB4 is, by default, set low.
	- c. DB <7: 5> sets the charge pump current based on the resistor value on pin 28 of the TRF3762 and the decimal value of Register 1, DB<7:5> used in [Equation 1](#page-11-0). This equation reduces to [Equation 2,](#page-11-0) where $N =$ decimal value of [Reg1 DB < 7:5 >].
	- d. DB <9: 8> sets the mode of the chip. The mode is how the device will or will not divide down the VCO's frequency. There are 3 choices for the mode setting, divide by 1, 2 or 4 per [Table 1.](#page-10-0) For example if 525MHz is required from the TRF3762 which has a main frequency of 1575MHz then the divide-by-4 mode is chosen by setting DB <9: 8> to 10.
	- e. DB <11:10> controls the output buffer. Both of these are set to 00 by default, so the buffer is controlled internally. See [Table 1](#page-10-0) for more information.
	- f. DB <25:12> sets the RDiv value. Once the calculations under the *Synthesizing a Selected Frequency* section have been completed the value is known, based on the external reference oscillator. The value for R is entered into the DB <25:12>. For example, if the reference oscillator is at a frequency ($F_{REF|I}$) of 61.44MHz and a channel step size of 120kHz is required, which is also the frequency (F_{PFD}) the phase frequency detector will use to compare against the VCO's output frequency (F_{OUT}), then $F_{\text{REF IN}}$ / F_{PFD} = 512, which is entered as follows: MSB: LSB 0001000000000.
	- g. By default, DB <27:26> are set to 00 for a 1.5ns delay on the anti-backlash pulse width. See [Table 1](#page-10-0) for more information.
	- h. DB 28 is set to 1 for positive by default. See [Table 1](#page-10-0) for more information.
	- i. DB 29 is set to 0 for normal operation. See [Table 1](#page-10-0) for more information.
	- j. DB 30 is set to 0 by default. See [Table 1](#page-10-0) for more information.
	- k. DB 31 is set to 0 by default. See [Table 1](#page-10-0) for more information.

Register 2

- Initiate calibration procedure by programming register 2 as follows: Reference [Table 2](#page-12-0)
	- a. The first 4 bits of the 32-bit code sent to the chip are set DB <3:0> to 0001; which is the address of register 2.
	- b. Use bits DB<17, 4> of register 2 to specify the input reference frequency in MHz. The value is split into an integer and a fraction part. For example: to insert a f_{REF} of 30.72MHz, set:
		- $-$ DB<10, 4> (integer part) equal to 0011110 (30) and
		- DB<17, 11> (fraction part) equal to 1001000 (72).

- c. Set DB<30:18> of register 2 to the desired frequency. For example: 2200MHz would be 0100010011000 (2200).
- d. Set DB31of register 2 to 1 to start the calibration. The VCO calibration runs for 5ms. During the cal procedure it will not be possible to program register 2 and 3. At the end of the calibration, bit DB31 of register 2 resets to 0.
- e. Subsequent frequency programming requires DB31 to be set to 0.

Register 3

- Completion of the frequency set up, on initial calibration, cannot proceed until 5ms has elapsed, due to full calibration, then it will require that the A and B values, the prescalar ratio, be known. See *Synthesizing a Selected Frequency* section below for calculation. Reference [Table 3](#page-13-0).
	- a. The first 4 bits of the 32-bit code sent to the chip are set DB <3:0> to 0010; which is the address of register 3.
	- b. DB<5:4> sets the prescalar ratio, 8/9, 16/17, 32/33, 64/65. For example: if 16/17 are required, set the register bits DB<5:4> to 01.
	- c. DB<11:6> sets the A value for the N counter. For example: if A is 4, set DB<11:6> as follows: 000100 (4).
	- d. DB<24:12> sets the B value for the N counter. For example: if B is 1156, set DB<24:12> as follows: 0010010000100 (4).
	- e. DB<28:25> sets the TEST_MUX. This allows the user to check via the microcontroller the state of the TRF3762 by programming it to one of 6 states. The most common state to use is the Digital lock Detect which places the pin in a logic high state with indicates the VCO is locked.

Table 4. MUX-Out Settings

f. DB29 sets the START LOCK, which is set to 0, on the initial frequency setup and then set to 1 on additional frequency changes.

Once all registers are written, the TRF3762 will lock to the desired frequency. In order to change the frequency once the initial calibration is complete, only registers 2 and 3 need to be reprogrammed. No calibration is required.

Re-Calibration After Power Up

Assuming the TRF3762 is powered up and operational, a VCO calibration is also possible without powering down the IC. To perform such calibration the following procedure is recommended:

- Set bit DB4 (RESET) of register 1 to 1. This performs a software reset and clears all registers of VCO calibration data. Once the reset command is issued then DB4 of register 1 will need to be set to 0.
- Repeat the *Initial Calibration and Frequency setup at Power up* section, skipping the power up section and performing the register programming sequence.

Synthesizing a Selected Frequency

The TRF3762 is an integer-N PLL synthesizer, and because of its flexibility (14-bit RDiv, 6-bit A counter, 13-bit B counter, and dual modulus prescaler), is ideal for synthesizing virtually any desired frequency. If synthesizing a 900MHz local oscillator, with spacing capability (minimum frequency increment) of 200kHz, as in a typical GSM application, the choice of the external reference oscillator is beyond the scope of this section. However, if a 10MHz reference is selected, the settings are calculated to yield the desired output frequency and channel spacing. There is more than one solution to a specific set of conditions, so below is one way of achieving the desired result. First, select the appropriate RDiv counter value. Since a channel spacing of 200kHz is desired, the F_{PFD} is set to 200kHz. Calculate the RDiv value through:

 $RDiv = F_{REFIN}/F_{PFD} = 10MHz/200kHz = 50.$

Assume a prescaler value of 16/17 is selected. This is a valid choice, since the prescaler output is well within the 200MHz limit (1805MHz / 16 = 112.8MHz). Select the appropriate A and B counter values.

RFOUT = $F_{\text{PFD}} \times N = (F_{\text{REFIN}} / \text{RDiv}) \times (A \text{ counter} + \text{Prescalar numerator} \times B \text{ counter}).$

Therefore, the following equation must be solved:

1805MHz = 200kHz x $(A + 8 \times B)$.

There are many solutions to this single equation with two unknowns; there are some basic constraints on the solution, since $3 \leq B \leq 8191$, and also B \geq A. So, if A = 1, solving the equation yields B = 564. One complete solution would be to choose:

 $RDiv = 50$, A counter = 1, Bcounter = 564 and Prescalar = 16/17 resulting in the desired N counter value = 9025. This is how the A counter, B counter and prescalar make up the N counter.

When this procedure is complete the values for the N counter, R, and the prescalar ratio should be known. Registers 2 and 3 need to be set up for operation of the chip. See [Table 2](#page-12-0) and [Table 3](#page-13-0) for this procedure. Register 2 bits <DB30:DB18> 12:0 set the output frequency of the device along with register 3. See the *N-Divider* section under the *Functional Description*.

Application Schematic

[Figure 15](#page-19-0) shows a typical application schematic for the TRF3762. In this example, the output signal is taken differential using the 2 resistive pull-up resistors of the final output buffer. A single-ended and tuned load configuration is also available.

The loop filter components:

C1 = 680pF, R1 = 7.5kΩ, C2 = 10,000pF, R2 = 6.34kΩ, C3 = 330pF

are typical ones used for the plots shown above. Those values can be optimized differently according to the requirements of the different applications.

A. Refer to the Application Information section Loop Filter Design.

Figure 15. TRF3762 Application Schematic

Loop Filter Design

Numerous methodologies and design techniques exist for designing optimized loop filters for particular applications. The loop filter design can affect the stability of the loop, the lock time, the bandwidth, the extra attenuation on the reference spurs, etc. The role of the loop filter is to integrate and lowpass the pulses of the charge pump and eventually yield an output tuning voltage that drives the VCO. Several filter topologies can be implemented, including both passive and active. In this section, a third-order passive filter is used. For this example, assume these several design parameters. The internal VCO has a value of 23MHz/V, meaning that in the linear region, changing the tuning voltage of the VCO by 1V induces a change of the output frequency of about 23MHz. It is known that $N = 4500$ and Fpfd = 200kHz from our previous example. It is assumed that current setting in register 1 <DB7:DB5> is set to 100 and sets a maximum current of 5.6mA. TI recommends an Icp of 5.6mA, which give the best spur performance, but can be changed for different application. In addition, the bandwidth of the loop filter must be determined. This is a critical consideration as it affects the lock time of the system. Assuming an approximate bandwidth of around 20kHz is required and that for stability a phase margin of about 45 degrees is desired, the following values for the components of the loop filter can be derived. There is almost an infinite number of solutions to the problem of designing the loop filter and the designer is called to make tradeoff decisions for each application. Texas Instruments has provided a loopfilter program in the product folder for the TRF3762.

Some terms are interchangeable and are described and equated here:

- F_{com} = F_{PDF} which identify the comparing frequency or phase detector frequency which is also equal to the system channel step size. F_{OUT} must be a multiple of F_{com} .
- F_{min} is the lower frequency of the design band.
- F_{max} is the upper frequency of the design band.
- F_{ref} is the reference frequency for the PLL. Fref must be a multiple of F_{com} .
- K_{vco} = Kv expressed in MHz per Volt (MHz/V) which is the gain of the VCO. The TRF3762 internal VCO has a $Kv = 23MHz/V$.
- $I_{\rm cn}$ is the charge pump current. The TRF3762 is typically set to 5.6mA.
- F_c is the loop filter bandwidth which should be no more than 1/10 F_{com}.
- φ is phase margin in degrees. Values should be between 30 and 70. The higher the phase margin the better the stability of the PLL but the slower the lock time. 45 degrees is a good tradeoff.
- T3/T1 in percent is the percentage of the poles in the loop filter. Usually set to 45%. The higher the value (closer to 100%) the more the spurs are attenuated, but peaking occurs in the pass band of the loop filter.

$$
F_{OUT} = \sqrt{F_{Min}F_{max}}
$$
\n
$$
N = \frac{F_{OUT}}{F_{COM}}
$$
\n
$$
\varpi_{C} = 2\pi F_{C}
$$
\n
$$
\pi_{1} = \frac{\left(\frac{1}{\cos\phi}\right) - \tan\phi}{\pi \left(1 + \frac{1}{\cos\phi}\right)}
$$
\n(10)

$$
\pi_{\mathbf{C}}\left(1+\frac{13}{T1}\right)
$$

13 = $\left(\frac{T3}{T1}\right)T_1$ (11)

$$
T3 = \left(\frac{T3}{T1}\right)T_1\tag{12}
$$

$$
T2 = \frac{1}{\omega_C^2 (T1 + T3)}
$$
(13)

$$
C1 = \frac{T1}{T2} \times \frac{K_{VCO}K\phi}{\varpi_C^2 N} \times \left[\frac{1 + (\varpi_C T2)^2}{\left(1 + \varpi_C^2 T1^2\right) \left(1 + \varpi_C^2 T3^2\right)} \right]^2
$$

\nC2 = C1 $\left(\frac{T2}{T1} - 1\right)$, C3 = $\frac{C1}{10}$ (15)

$$
R1 = \frac{T2}{C2}, \quad R2 = \frac{T3}{C3}
$$
 (16)

Figure 16. Phase Locktime **Figure 17. Frequency Locktime**

Texas
Instruments

Loop Filter Design Example

Given these parameters which were used for the lock time plot [Figure 17:](#page-21-0)

- $F_{min} = 1805 \text{ MHz}$
- F_{max} = 1936 MHz
- $F_{\text{com}} = 200$ KHz
- $Icp = 7mA$
- $Kvco = 23 MHz$
- $Fc = 40$ KHz
- Phase Margin = 35 degrees
- $T3/T1 = 35%$

Calculate F_{OUT} of design

$$
F_{OUT} = \sqrt{F_{min}F_{max}} = 1870 MHz (rounded up)
$$
\n(17)

Next calculate N

$$
N = \frac{F_{OUT}}{F_{com}} = 9350
$$
 (18)

Then calculate ωc

$$
\varpi_{\rm C} = 2\pi F_{\rm C} = 251.3 \times 10^3 \tag{19}
$$

Now calculate T1-T3 to give the RC time constants.

$$
T_1 = \frac{\left(\frac{1}{\cos \phi}\right) - \tan \phi}{\varpi_c \left(1 + \frac{T_3}{T_1}\right)} = 1.5 \times 10^{-6}
$$
\n(20)

Use T1 to find T3

$$
T_3 = \left(\frac{T_3}{T_1}\right)T_1 = 537 \times 10^{-9}
$$
 (21)

Then use T1 and T3 to find T2

$$
T_2 = \frac{1}{\varpi_C^2 (T_1 + T_3)} = 7.6 \times 10^{-6}
$$
 (22)

Now C1, C2, C3, R1, and R2 are calculated using T1, T2, and T3.

$$
C1 = \frac{T_1}{T_2} \times \frac{K_{VCO}K\phi}{\varpi_C^2 N} \times \left[\frac{1 + (\varpi_C T_2)^2}{\left(1 + \varpi_C^2 T_1^2\right) \left(1 + \varpi_C^2 T_3^2\right)} \right]^{\frac{1}{2}} = 110pF
$$
\n(23)

$$
C2 = C1 \left(\frac{T_2}{T_1} - 1 \right) = 436pF
$$
\n
$$
C1 \qquad (24)
$$

$$
C3 = \frac{C1}{10} = 11pF
$$
 (25)

Texas **INSTRUMENTS**

Now using C2 and T2, find R2. Use C3 and T3 to find R3

$$
R2 = \frac{T_2}{C_2} = 17k\Omega
$$
\n
$$
R3 = \frac{T_3}{C_3} = 49k\Omega
$$
\n(26)

R3 x C3 can be scaled using T3, so if C3 = 110pF, then R3 = 41 k Ω => 4.9 k Ω in the loop filter. R2 and C2 can be adjusted to improve the lock time. The actual values used in the lock time plot were optimized for lock time as well as using real valued components.

Layout/PCB Considerations

This section of the design of the complete PLL is of paramount importance in achieving the desired performance. Wherever possible, a multi-layer PCB board should be used, with at least one dedicated ground plane. A dedicated power plane (split between the supplies if necessary) is also recommended. The impedance of all RF traces (the VCO output and feedback into the PLL) should be controlled to 50Ω. All small value (10pF and 0.1µF) decoupling capacitors should be placed as close to the device pins as possible. It is also recommended that both top and bottom layers of the circuit board be flooded with ground, with plenty of ground vias dispersed as appropriate. Because the digital lines are not in use during normal operation of the device and are only used to program the device on start up and during frequency changes the analog grounds (GND) and digital grounds (DGND) are tied to the same ground plain. The most sensitive part of any PLL is the section between the charge pump output and the input to the VCO. This includes the loop filter components, and the corresponding traces. The charge pump is a precision element of the PLL and any extra leakage on its path can adversely affect performance. Extra care should be given to ensure that parasitics are minimized in the charge pump output, and that the trace runs are short and optimized. Similarly, it is also recommend that extra care is taken in ensuring that any flux residue is thoroughly cleaned and moisture baked out of the PCB. From an EMI perspective, and since the synthesizer is typically a small portion of a bigger, complex circuit board, shielding is recommended to minimize EMI effects.

A. See the Application Information section for Loop Filter Design procedures.

Application Example for a High Performance RF Transmit Signal Chain

Much in the same way as described above, the TRF3762 is an ideal synthesizer to use in implementing a complete high performance RF transmitter chain such as the TSW3000 and TSW3003 Demonstration kits. Using a complete suite of high performance Texas Instruments components, a state-of-the-art transmitter can be implemented featuring excellent performance. Texas Instruments offers ideal solutions for the digital-to-analog conversion portion of transmitter as well as the analog and RF components needed to complete the transmitter. The baseband digital data is converted to I and Q signals through the dual DAC5687, which features a 16-bit interpolating dual digital-to-analog converter (DAC). The device incorporates a digital modulator, independent differential offset control, and I/Q amplitude control. The device is typically used in baseband mode or in low IF mode in conjunction with an analog quadrature modulator. The DAC5687, after filtering, feeds a TRF3703, which is a direct, upconversion IQ modulator. This device accepts a differential input voltage quadrature signal at baseband or low IF frequencies and outputs a modulated RF signal based on the LO drive frequency. The LO

$\text{SLWS205A} - \text{JANUARY 2008} - \text{REVISED MAY 2008} \text{MAX} \text{RHSI} + \text{I.006} \text{MAX} \text{RHSI} + \text{I.16} \text{MAX} \text{RHSI} + \text{I.16} \text{MAX} \text{RHSI} + \text{I.26} \text{MAX} \text{RHSI} + \text{I.36} \text{MAX} \text{RHSI} + \text{I.46} \text{MAX} \text{RHSI} + \text{I.56} \text{MAX} \text{RHSI} + \text{I.67} \text{MAX} \text{RHSI} + \$

drive input of the IQ modulator is generated by the TRF3762. The TRF3762 is a family of high performance, highly integrated frequency synthesizers, optimized for wireless infrastructure applications. The TRF3762 includes an integrated VCO and integer-N PLL. Different members of the TRF3762 family can be chosen for application specific VCO frequency ranges. In addition, the CDC7005 clocking solution can be used to clock the DAC and other portions of the transmitter. A block diagram of the proposed architecture is shown in Figure 19. For more details, contact Texas Instruments directly.

Figure 19. Transmit Chain Block Diagram

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- **B.** This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. С.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Package complies to JEDEC MO-220 variation VJJD-2.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated