onsemi

High Performance 100 V Bridge Power Stage Module

FDMF8811

The 100 V Bridge Power Stage (BPS) Module is a fully optimized, compact, integrated MOSFET plus driver power stage solutions for high current DC−DC switching applications. The FDMF8811 integrates a driver IC, two power MOSFETs and a bootstrap diode into a thermally enhanced, compact 6.0 mm x 7.5 mm PQFN package. The PQFN packaging ensures low package resistance improving the current handling capability and performance of the part.

With an integrated approach, the complete switching power stage is optimized with regards to driver and MOSFET dynamic performance, system parasitic inductance, and Power MOSFET $R_{DS(ON)}$. The FDMF8811 uses high performance POWERTRENCH[®] MOSFET technology, which reduces switch ringing in converter applications. The driver IC features low delay time and matched PWM input propagation delays, which further enhance the performance of the part.

Features

- Compact Size − 6.0 mm x7.5 mm PQFN
- High Current Handling: 20 A
- >97% System Efficiency at 600 W Full Bridge Applications PSRR Value
- Wide Driver Power Supply Range: 8 V to 14 V
- Internal Pull−down Resistors for PWM Inputs (HI,LI)
- 3.3 V/TTL Compatible Input Thresholds
- Short PWM Propagation Delays
- Drive Power Supply Under−voltage Lockout (UVLO)
- Integrated 100 V Half−Bridge Gate Driver with 1 Ohm Bootstrap Diode
- Low Inductance and Low Resistance Packaging for Minimal Operating Lower Losses
- 100 V POWERTRENCH MOSFETs for Clean Switching Waveforms

Typical Applications

- Telecom Half / Full − Bridge DC−DC Converters
- Two−Switch Forward Converters
- Intermediate Bus Converters
- Brick Converters
- High−current DC−DC Point of Load (POL) Converters

PQFN36 6 x 7.5, 0.5P CASE 483BB

ORDERING INFORMATION

See detailed ordering and shipping information on page [12](#page-11-0) of this data sheet.

Typical Applications

Figure 1. Full−Bridge Isolated DC−DC Converter

Block Diagram

Figure 4. Simplified Block Diagram

PIN CONNECTIONS

Figure 5. Pin Connections (Top View) **Figure 6. Pin Connections (Bottom View)**

MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

1. R_{θJA} is determined with the device mounted on a 1 ln² pad 2 OZ copper pad on a 1.5 x 1.5 ln. board of FR–4 material. R_{θJC} is guaranteed by design while $\mathsf{R}_{\theta \mathsf{CA}}$ is determined by the user's board design and operating conditions.

RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical value is under VIN = 48 V, VDD = 12 V and $T_A = T_J = +25^{\circ}C$ unless otherwise noted.

Min. and Max. values are under VIN = 48 V, VCC = PVCC = 12 V \pm 10% and T_J = T_A = -40°C to +125°C unless otherwise noted.)

ELECTRICAL CHARACTERISTICS (continued)

(Typical value is under VIN = 48 V, VDD = 12 V and $T_A = T_J = +25^{\circ}C$ unless otherwise noted. Min. and Max. values are under VIN = 48 V, VCC = PVCC = 12 V \pm 10% and T_J = T_A = -40°C to +125°C unless otherwise noted.)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. These parameters are guaranteed by design.

TYPICAL CHARACTERISTICS

Figure 9. Normalized On Resistance vs. Temperature Figure 10. On Resistance vs. Gate to Source Voltage

Figure 7. Forward Bias Safe Operating Area **Figure 8. Normalized On Resistance vs. Drain Current and Gate Voltage**

TYPICAL CHARACTERISTICS (Continued)

Figure 13. Driver Quiescent Current vs. Temperature Figure 14. Driver Quiescent Current vs. V_{DD} (V_{HB})

Figure 15. Input Threshold vs. Temperature Figure 16. Input Threshold vs. V_{DD}

Figure 17. Boost Strop Diode VF vs. Temperature

Switching Time Definitions

Figure 18 shows the switching time waveforms definitions of the turn on and off propagation delay times.

Figure 18. Timing Diagrams

Input to Output Definitions

Figure 19 shows an input to output timing diagram for overall operation.

Figure 19. Overall Operation Timing Diagram

APPLICATIONS INFORMATION

The FDMF8811 co−packages one driver IC with integrated bootstrap diode, one low side 100 V power MOSFET and one high side 100 V power MOSFET in a thermally enhanced, compact 6.0 mm x 7.5 mm PQFN package. To perform the half bridge power module function, two 3.3 V/TTL compatible PWM input signals are connected to the FDMF8811's LI and HI pins. The inside driver IC will converter the two input PWM signals into driver signals LO and HO for both low side and high side power MOSFET. A bootstrap capacitor recommended value being 100 nF is required to be connected between HB and PH pin to provide floated driver signal for high side power MOSFET.

Driver Power Supply

Driver power supply quality is very important in DC−DC power applications. First, voltage level of the driver power supply determines pull up/pull down strength of the driver's output signals, switching speed and power conversion efficiency. The higher the DC level of driver power supply is, the higher the pull up and pull down strength is. Second, the DC level of drive power supply determines the operation mode of power MOSFET conducting large current. If the level is low, the power MOSFET safe operation area (SOA) as specified in the power device characteristics will become smaller and its current conduction ability is degraded. If the level is too low, the power MOSFET might even work in saturation region in some cases to cause device damage. Third, the DC level of driver power supply affects the propagation delay inside the drivers and the drain to source voltage stress on the power MOSFET. In high performance power applications, the above factors need to be well controlled by designing a high quality driver power supply circuit to ensure consistent switching performance and best power conversion efficiency. As the FDMF8811 is optimized to operate in $VDD = 10$ V, our recommended driver power supply is 10 V DC level with less than 100 mV peak to peak ripple.

When customer consider upgrading their nowadays components with FDMF8811, they need to be aware that the load current of the driver power supply might be significantly decreased in comparison with their nowadays solutions with discrete MOSFETs or other companies' components. The reason is that applies the most advanced device technology FDMF8811, so the gate charging current is significantly less and the customer is expected to see around 6.8 mA load current when driving one FDMF8811 with 10 V VDD and 97.5 kHz switching frequency.

We notice that some Flyback based VDD power supply circuit might present oscillation when load current becomes less than 10 mA, so recommends customer to first evaluate and improve their nowadays driver power supply circuit, then power up the whole DC−DC system with the FDMF8811s.

For the convenience of customer to design their VDD power supply system, Figure 20 and Figure 21 provides typical VDD power supply load current of the FDMF8811 and its relationship with VDD level and switching frequency.

Figure 20. Driver Current per FDMF8811 vs. Switching Frequency

Figure 21. Driver Current per FDMF8811 vs. VDD

Start Up / Shut Down Sequence

When powering up a DC−DC conversion system or recovering the system from fault conditions, a correct start up timing sequence is highly recommended to avoid overstress or even damage of the components in the system. It is highly recommended to configure the power system to have more than 5 milliseconds time margin between the event that the driver power supplies are turned on and the event the system sends out CTRL signal to activate the controller PWM, so that PWM signals are ensured not presenting in the PWM forbidden zone illustrated in Figure [22](#page-10-0). "VDD_PS" in Figure [22](#page-10-0) refers to VDD power supply at primary side and "VDD_SS" refers to VDD power supply at secondary side.

Figure 22. VDD Power Supply Timing Sequence During Start Up

A correct timing sequence is also required when powering down a DC−DC conversion system to avoid overstress or even damage of the components in the system. It is highly recommended to configure the power system to have more than 5 milliseconds time margin between the event that the controller pulls down PWM signals and the event the driver power supplies are turn off. The PWM forbidden region illustrated in Figure 23 suggests no PWM signal 5 milliseconds before VDD power supplies starts to lose regulation.

Figure 23. VDD Power Supply Timing Sequence During Power Down

PCB Layout Guideline

There are several loops with the high frequency pulsing current, including the input voltage loop and two gate driver loops. It is critical to keep the loop impedance as low as possible. All of the high current paths, such as VIN, SW and PGND, should be short and wide for low parasitic inductance and resistance. This helps achieve a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

Input ceramic bypass capacitors must be close to the VIN and PGND pins. This reduces the high−current power loop inductance and the input current ripple induced by the power MOSFET switching operation.

The SW copper trace serves two purposes. In addition to being the high−frequency current path from the FDMF8811 package to the output inductor, it serves as a heat sink for the low−side MOSFET in the FDMF8811 package. The trace should be short and wide enough to present a low−impedance path for the high−frequency, high−current flow between the FDMF8811 and inductor. The short and wide trace minimizes electrical losses as well as the FDMF8811 temperature rises.

Note that the SW node is a high−voltage and high−frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace acts as a heat sink for the low−side MOSFET, balance using the largest area possible to improve FDMF8811 cooling while maintaining acceptable noise emission.

An output inductor should be located close to the FDMF8811 to minimize the power loss due to the SW copper trace. Care should also be taken so the inductor dissipation does not heat the FDMF8811.

POWERTRENCH MOSFETs are used in the output stage and are effective at minimizing ringing due to fast switching. In most cases, no R&C snubber on SW node is required. If a snubber is used, it should be placed close to the SW and PGND pins.

The board layout should include a placeholder for small−value series boot resistor in series to the BOOT capacitor. The boot−loop size, including series RBOOT and CBOOT, should be as small as possible.

The boot resistor may be required when there is large ringing at SW pin, and it is effective to control the high−side MOSFET turn−on slew rate and SW voltage overshoot. RBOOT can improve noise operating margin if there is large switching noise due to ground bounce or high positive and negative SW ringing. Inserting a boot resistance lowers the FDMF8811 module efficiency. Efficiency versus switching noise trade−offs must be considered.

The VIN and PGND pins handle large current transients with frequency components greater than 100 MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is not recommended since this adds extra parasitic inductance to the power path. This added inductance in series with either the VIN or PGND pin degrades system noise immunity by increasing positive and negative SW ringing.

PGND pad and pins should be connected to the GND copper plane with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between PGND and VSS. This could lead to faulty operation of gate driver and MOSFETs.

Ringing at the BT pin is most effectively controlled by close placement of the boot capacitor. Do not add any additional capacitors between BT to PGND. This may lead to excess current flow through the BT diode, causing high power dissipation.

Put multiple vias on the VIN and VOUT copper areas to interconnect top, inner, and bottom layers to evenly distribute current flow and heat conduction. Do not put too many vias on the SW copper to avoid extra parasitic inductance and noise on the switching waveform. As long as efficiency and thermal performance are acceptable, place only one SW node copper on the top layer and put no vias on the SW copper to minimize switch node parasitic noise. Vias should be relatively large and of reasonably low inductance. Critical high−frequency components, such as RBOOT, CBOOT, R&C snubber, and bypass capacitors should be located as close to the respective FDMF8811 module pins as possible on the top layer of the PCB. If this is not feasible, they can be placed on board bottom side and their pins can be connected from bottom to top through a network of low−inductance vias..

Figure 24 and Figure 25 show example top layer layout of the FDMF8811s Full Bridge application on primary side and secondary side.

Figure 24. Example Layout of FDMF8811 Full Bridge Primary Side

Figure 25. Example Layout of FDMF8811 Full Bridge Secondary

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.

ISSUE A

DATE 07 JUN 2021

<u>|△|0.10 | C</u>
2X

ON Semiconductor and (ill) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make change

 12 21

TOP VIEW

DOWNLOAD THE ON
SEMICONDUCTOR SOLDERING AND
MOUNTING TECHNIQUES REFERENCE

MANUAL, SOLDERRM/D.

NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC
-
- MO-220, ISSUE K.01, DATED AUG 2011.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR
- BURRS DOES NOT EXCEED 0.10MM.
D) DIMENSIONING AND TOLERANCING PER ASME Y14 5M 2009

ON Semiconductor and (ill) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make change

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales