<span id="page-0-1"></span>

# **L6472**

## Fully integrated microstepping motor driver

#### **Datasheet** - **production data**



## **Features**

- Operating voltage: 8 45 V
- 7.0 A output peak current  $(3.0 A<sub>rms</sub>)$
- Low  $R_{DS(on)}$  power MOSFETs
- Programmable speed profile
- Programmable power MOSFET slew rate
- Up to 1/16 microstepping
- Predictive current control with adaptive decay
- Non dissipative current sensing
- SPI interface
- Low quiescent and standby currents
- Programmable non dissipative overcurrent protection on all power MOSFETs
- Two levels of overtemperature protection

## **Applications**

Bipolar stepper motor

## **Description**

The L6472 device, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. It integrates a dual low  $R_{DS(on)}$  DMOS full bridge with all of the power switches equipped with an accurate onchip current sensing circuitry suitable for non dissipative current control and overcurrent protection. Thanks to a new current control, a 1/16 microstepping is achieved through an adaptive decay mode which outperforms traditional implementations. The digital control core can generate user defined motion profiles with acceleration, deceleration, speed or target position, easily programmed through a dedicated register set.

All application commands and data registers, including those used to set analog values (i.e.: current control value, current protection trip point, deadtime, etc.) are sent through a standard 5-Mbit/s SPI.

A very rich set of protections (thermal, low bus voltage, overcurrent) makes the L6472 device "bullet proof", as required by the most demanding motor control applications.

#### **Table 1. Device summary**

<span id="page-0-0"></span>

## **Contents**













 $10$ 

 $11$ 

## **List of tables**







# **List of figures**





## <span id="page-7-0"></span>**1 Block diagram**

<span id="page-7-1"></span>

**Figure 1. Block diagram**



## <span id="page-8-0"></span>**2 Electrical data**

## <span id="page-8-1"></span>**2.1 Absolute maximum ratings**

<span id="page-8-3"></span>

#### **Table 2. Absolute maximum ratings**

1. Maximum output current limit is related to metal connection and bonding characteristics. Actual limit must satisfy maximum thermal dissipation constraints.

2. HTSSOP28 mounted on the EVAL6472H.

## <span id="page-8-2"></span>**2.2 Recommended operating conditions**

#### **Table 3. Recommended operating conditions**

<span id="page-8-4"></span>



## <span id="page-9-0"></span>**2.3 Thermal data**

<span id="page-9-1"></span>

#### **Table 4. Thermal data**

1. HTSSOP28 mounted on the EVAL6472H Rev 1.0 board: four-layer FR4 PCB with a dissipating copper surface of about 40 cm<sup>2</sup> on each layer and 15 via holes below the IC.

2. POWERSO36 mounted on the EVAL6472PD Rev 1.0 board: four-layer FR4 PCB with a dissipating copper surface of about<br>40 cm<sup>2</sup> on each layer and 22 via holes below the IC.



## <span id="page-10-0"></span>**3 Electrical characteristics**

 $V_{SA}$  =  $V_{SB}$  = 36 V; V<sub>DD</sub> = 3.3 V; internal 3 V regulator; T<sub>J</sub> = 25 °C, unless otherwise specified.

<span id="page-10-1"></span>

#### **Table 5. Electrical characteristics**

























<b>Symbol</b>	<b>Parameter</b>	Min.	Typ.	Max.	Unit	
	Integrated analog-to-digital converter					
$N_{ADC}$	Analog-to-digital converter resolution			5		bit
V <sub>ADC,ref</sub>	Analog-to-digital converter reference voltage			<sup>V</sup> REG		
$f_S$	Analog-to-digital converter sampling frequency			$t_{\rm OSC}$ 512		kHz

**Table 5. Electrical characteristics (continued)**

1. Accuracy depends on oscillator frequency accuracy.

2. Tested at 25 °C in a restricted range and guaranteed by characterization.

3. Rise and fall time depends on motor supply voltage value. Refer to SR<sub>out</sub> values in order to evaluate the actual rise and fall<br>time.

4. Not valid for the STBY/RST pin which has an internal pull-down resistor.

5. Not valid for the SW and CS pins which have an internal pull-up resistor.

6. FLAG, BUSY and SYNC open drain outputs included.

7. See *[Figure 19: SPI timings diagram on page 38](#page-37-1)* for details.



<span id="page-15-1"></span><span id="page-15-0"></span>

**Figure 2. HTSSOP28 pin connection (top view)**

<span id="page-15-2"></span>

16/70 DocID022729 Rev 5



*kyl* 

## <span id="page-16-0"></span>**Pin list**



<span id="page-16-1"></span>



DocID022729 Rev 5 17/70

	<b>Number</b>	<b>Name</b>	<b>Type</b>	<b>Function</b>
<b>POWERSO</b>	<b>HTSSOP</b>			
31	24	FI AG	Open drain output	Status flag pin. An internal open drain transistor can pull the pin to GND when a programmed alarm condition occurs (step loss, OCD, thermal pre- warning or shutdown, UVLO, wrong command, non- performable command).
6	3	<b>STBY\RST</b>	Logic input	Standby and reset pin. LOW logic level resets the logic and puts the device into standby mode. If not used, it should be connected to VDD
32	25	<b>STCK</b>	Logic input	Step-clock input
	<b>EPAD</b>	Exposed pad	Ground	Internally connected to PGND, AGND and DGND pins

**Table 6. Pin description (continued)**



 $\sqrt{2}$ 

## <span id="page-18-0"></span>**5 Typical applications**

<span id="page-18-1"></span>

. a.s. c <i>y</i> p. ca. app. . ca. c. . va. acc							
<b>Name</b>	Value						
$C_{VS}$	220 nF						
$C_{VSPOL}$	$100 \mu F$						
$C_{\text{REG}}$	100 nF						
$C_{\text{REGPOL}}$	47 µF						
$C_{DD}$	100 nF						
$C_{DDPOL}$	$10 \mu F$						
D <sub>1</sub>	Charge pump diodes						
$C_{\text{BOOT}}$	220 nF						
$C_{FLY}$	10 nF						
$R_{PU}$	39 $k\Omega$						
$R_{SW}$	100 $\Omega$						
$C_{SW}$	10 nF						

**Table 7. Typical application values**



<span id="page-18-2"></span>



DocID022729 Rev 5 19/70

## <span id="page-19-0"></span>**6 Functional description**

### <span id="page-19-1"></span>**6.1 Device power-up**

At the end of power-up, the device state is the following:

- Registers are set to default
- Internal logic is driven by the internal oscillator and a 2 MHz clock is provided by the OSCOUT pin
- Bridges are disabled (High Z)
- UVLO bit in the STATUS register is forced low (fail condition)
- FLAG output is forced low.

During power-up the device is under reset (all logic IO disabled and power bridges in highimpedance state) until the following conditions are satisfied:

- $V_S$  is greater than  $V_{SthOn}$
- $V_{REG}$  is greater than  $V_{REGth}$  = 2.8 V (typ.)
- Internal oscillator is operative.

Any motion command causes the device to exit from High Z state (HardStop and SoftStop included).

## <span id="page-19-2"></span>**6.2 Logic I/O**

Pins CS, CK, SDI, STCK, SW and STBY\RST are TTL/CMOS 3.3 V - 5 V compatible logic inputs.

Pin SDO is a TTL/CMOS compatible logic output. The VDD pin voltage sets the logic output pin voltage range; when it is connected to VREG or a 3.3 V external supply voltage, the output is 3.3 V compatible. When VDD is connected to a 5 V supply voltage, SDO is 5 V compatible.

VDD is not internally connected to  $V_{RFG}$  an external connection is always needed.

A 10 µF capacitor should be connected to the VDD pin in order to obtain a proper operation.

Pins FLAG and BUSY\SYNC are open drain outputs.

## <span id="page-19-3"></span>**6.3 Charge pump**

To ensure the correct driving of the high-side integrated MOSFETs, a voltage higher than the motor power supply voltage needs to be applied to the Vboot pin. The high-side gate driver supply voltage Vboot is obtained through an oscillator and a few external components realizing a charge pump (see *[Figure 5](#page-20-1)*).



<span id="page-20-1"></span>

## <span id="page-20-0"></span>**6.4 Microstepping**

The driver is able to divide the single step into up to 16 microsteps. Step mode can be programmed by the STEP\_SEL parameter in the STEP\_MODE register (see *[Table 20 on](#page-46-4)  [page 47](#page-46-4)*).

Step mode can only be changed when bridges are disabled. Every time step mode is changed, the electrical position (i.e. the point of microstepping sine wave that is generated) is reset to zero, and the absolute position counter value (see *[Section 6.5](#page-22-0)*) becomes meaningless.



<span id="page-21-1"></span>



#### <span id="page-21-0"></span>**Automatic full-step mode**

When motor speed is greater than a programmable full-step speed threshold, the L6472 switches automatically to full-step mode (see *[Figure 7](#page-21-2)*); the driving mode returns to microstepping when motor speed decreases below the full-step speed threshold. The fullstep speed threshold is set through the FS\_SPD register (see *[Section 9.1.9 on page 44](#page-43-0)*).

<span id="page-21-2"></span>

**Figure 7. Automatic full-step switching**

## <span id="page-22-0"></span>**6.5 Absolute position counter**

An internal 22-bit register (ABS\_POS) keeps track of the motor motion according to the selected step mode; the stored value unit is equal to the selected step mode (full, half, quarter, etc.). The position range is from  $-2^{21}$  to  $+2^{21}$ -1 (µ) steps (see *Section 9.1.1 on page [41](#page-40-0)*).

## <span id="page-22-1"></span>**6.6 Programmable speed profiles**

The user can easily program a customized speed profile, independently defining acceleration, deceleration, maximum and minimum speed values through the ACC, DEC, MAX\_SPEED and MIN\_SPEED registers respectively (see *[Section 9.1.5 on page 42](#page-41-2)*, *[9.1.6](#page-41-3)  [on page 42](#page-41-3)*, *[9.1.7 on page 43](#page-42-0)* and *[9.1.8 on page 43](#page-42-1)*).

When a command is sent to the device, the integrated logic generates the microstep frequency profile that performs a motor motion compliant to speed profile boundaries.

All acceleration parameters are expressed in step/tick<sup>2</sup> and all speed parameters are expressed in step/tick; the unit of measurement does not depend on selected step mode.

Acceleration and deceleration parameters range from  $2^{-40}$  to ( $2^{12}$ -2)  $\cdot$   $2^{-40}$  step/tick2 (equivalent to 14.55 to 59590 step/s2).

Minimum speed parameter ranges from 0 to  $(2^{12}-1) \cdot 2^{24}$  step/tick (equivalent to 0 to 976.3 step/s).

Maximum speed parameter ranges from  $2^{-18}$  to  $(2^{10}-1) \cdot 2^{-18}$  step/tick (equivalent to 15.25 to 15610 step/s).

## <span id="page-22-2"></span>**6.7 Motor control commands**

The L6472 can accept different types of commands:

- constant speed commands (Run, GoUntil, ReleaseSW)
- absolute positioning commands (GoTo, GoTo\_DIR, GoHome, GoMark)
- motion commands (Move)
- stop commands (SoftStop, HardStop, SoftHiz, HardHiz).

For detailed command descriptions refer to *[Section 9.2 on page 54](#page-53-0)*.



#### <span id="page-23-0"></span>**6.7.1 Constant speed commands**

A constant speed command produces a motion in order to reach and maintain a user defined target speed starting from the programmed minimum speed (set in the MIN\_SPEED register) and with the programmed acceleration/deceleration value (set in the ACC and DEC registers). A new constant speed command can be requested anytime.

<span id="page-23-2"></span>



### <span id="page-23-1"></span>**6.7.2 Positioning commands**

An absolute positioning command produces a motion in order to reach a user-defined position that is sent to the device together with the command. The position can be reached by performing the minimum path (minimum physical distance) or forcing a direction (see *[Figure 9](#page-24-2)*).

The performed motor motion is compliant to programmed speed profile boundaries (acceleration, deceleration, minimum and maximum speed).

Note that with some speed profiles or positioning commands, the deceleration phase can start before the maximum speed is reached.



<span id="page-24-2"></span>

#### <span id="page-24-0"></span>**6.7.3 Motion commands**

Motion commands produce a motion in order to perform a user-defined number of microsteps in a user-defined direction that are sent to the device together with the command (see *[Figure 10](#page-24-3)*).

The performed motor motion is compliant to programmed speed profile boundaries (acceleration, deceleration, minimum and maximum speed).

Note that with some speed profiles or motion commands, the deceleration phase can start before the maximum speed is reached.

<span id="page-24-3"></span>

**Figure 10. Motion command examples**

#### <span id="page-24-1"></span>**6.7.4 Stop commands**

A stop command forces the motor to stop. Stop commands can be sent anytime.

The SoftStop command causes the motor to decelerate with a programmed deceleration value until the MIN\_SPEED value is reached and then stops the motor maintaining the rotor position (a holding torque is applied).



DocID022729 Rev 5 25/70

The HardStop command stops the motor instantly, ignoring deceleration constraints and maintaining the rotor position (a holding torque is applied).

The SoftHiZ command causes the motor to decelerate with a programmed deceleration value until the MIN\_SPEED value is reached and then forces the bridges into highimpedance state (no holding torque is present).

The HardHiZ command instantly forces the bridges into high-impedance state (no holding torque is present).

#### <span id="page-25-0"></span>**6.7.5 Step-clock mode**

In step-clock mode the motor motion is defined by the step-clock signal applied to the STCK pin.

At each step-clock rising edge, the motor is moved by one microstep in the programmed direction and the absolute position is consequently updated.

When the system is in step-clock mode the SCK\_MOD flag in the STATUS register is raised, the SPEED register is set to zero and the motor status is considered stopped whatever the STCK signal frequency (the MOT\_STATUS parameter in the STATUS register equal to g00h).

#### <span id="page-25-1"></span>**6.7.6 GoUntil and ReleaseSW commands**

In most applications the power-up position of the stepper motor is undefined, so an initialization algorithm driving the motor to a known position is necessary.

The GoUntil and ReleaseSW commands can be used in combination with external switch input (see *[Section 6.13 on page 30](#page-29-0)*) to easily initialize the motor position.

The GoUntil command makes the motor run at the target constant speed until the SW input is forced low (falling edge). When this event occurs, one of the following actions can be performed:

- ABS\_POS register is set to zero (home position) and the motor decelerates to zero speed (as a SoftStop command)
- ABS\_POS register value is stored in the MARK register and the motor decelerates to zero speed (as a SoftStop command).

If the SW\_MODE bit of the CONFIG register is set to e0f, the motor does not decelerate but it immediately stops (as a HardStop command).

The ReleaseSW command makes the motor run at the programmed minimum speed until the SW input is forced high (rising edge). When this event occurs, one of the following actions can be performed:

- ABS POS register is set to zero (home position) and the motor immediately stops (as a HardStop command)
- ABS POS register value is stored in the MARK register and the motor immediately stops (as a HardStop command).

If the programmed minimum speed is less than 5 step/s, the motor is driven at 5 step/s.



## <span id="page-26-0"></span>**6.8 Internal oscillator and oscillator driver**

The control logic clock can be supplied by the internal 16-MHz oscillator, an external oscillator (crystal or ceramic resonator) or a direct clock signal.

These working modes can be selected by the EXT\_CLK and OSC\_SEL parameters in the CONFIG register (see *[Table 25 on page 50](#page-49-0)*).

At power-up the device starts using the internal oscillator and provides a 2-MHz clock signal on the OSCOUT pin.

#### **Warning: In any case, before changing clock source configuration, a hardware reset is mandatory. Switching to different clock configurations during operation could cause unexpected behavior.**

#### <span id="page-26-1"></span>**6.8.1 Internal oscillator**

In this mode the internal oscillator is activated and OSCIN is unused. If the OSCOUT clock source is enabled, the OSCOUT pin provides a 2, 4, 8 or 16-MHz clock signal (according to the OSC\_SEL value); otherwise it is unused (see *[Figure 11](#page-27-1)*).

#### <span id="page-26-2"></span>**6.8.2 External clock source**

Two types of external clock source can be selected: crystal/ceramic resonator or direct clock source. Four programmable clock frequencies are available for each external clock source: 8, 16, 24 and 32 MHz.

When an external crystal/resonator is selected, the OSCIN and OSCOUT pins are used to drive the crystal/resonator (see *[Figure 11](#page-27-1)*). The crystal/resonator and load capacitors (CL) must be placed as close as possible to the pins. Refer to *[Table 8](#page-26-3)* for the choice of the load capacitor value according to the external oscillator frequency.

<span id="page-26-3"></span>

Crystal/resonator freq. (1)	$Cl^{(2)}$
8 MHz	25 pF (ESR <sub>max</sub> = 80 $\Omega$ )
16 MHz	18 pF (ESR <sub>max</sub> = 50 $\Omega$ )
24 MHz	15 pF (ESR <sub>max</sub> = 40 $\Omega$ )
32 MHz	10 pF (ESR <sub>max</sub> = 40 $\Omega$ )

**Table 8. CL values according to external oscillator frequency**

1. First harmonic resonance frequency.

2. Lower ESR value allows the driving of greater load capacitors.

If a direct clock source is used, it must be connected to the OSCIN pin, and the OSCOUT pin supplies the inverted OSCIN signal (see *[Figure 11](#page-27-1)*).



<span id="page-27-1"></span>

**Figure 11. OSCIN and OSCOUT pin configurations**



### <span id="page-27-0"></span>**6.9 Overcurrent detection**

When the current in any of the power MOSFETs exceeds a programmed overcurrent threshold, the STATUS register OCD flag is forced low until the overcurrent event expires and a GetStatus command is sent to the IC (see *[Section 9.1.19 on page 52](#page-51-0)* and *[9.2.20 on](#page-62-1)  [page 63](#page-62-1)*). The overcurrent event expires when all the power MOSFET currents fall below the programmed overcurrent threshold.

The overcurrent threshold can be programmed through the OCD\_TH register in one of 16 available values ranging from 375 mA to 6 A with steps of 375 mA (see *[Table 18 on](#page-46-2)  [page 47](#page-46-2)*).

It is possible to set if an overcurrent event causes or not the MOSFET turn-off (bridges in high-impedance status) acting on the OC\_SD bit in the CONFIG register (see *[Section 9.1.18 on page 49](#page-48-1)*). The OCD flag in the STATUS register is raised anyway (see *[Table 26 on page 50](#page-49-1)*).

When the IC outputs are turned off by an OCD event, they cannot be turned on until the OCD flag is released by a GetStatus command.

28/70 DocID022729 Rev 5



**Warning: The overcurrent shutdown is a critical protection feature. It is not recommended to disable it.**

## <span id="page-28-0"></span>**6.10 Undervoltage lockout (UVLO)**

The L6472 provides motor supply UVLO protection. When the motor supply voltage falls below the  $V_{\text{SthOff}}$  threshold voltage, the STATUS register UVLO flag is forced low. When a GetStatus command is sent to the IC, and the undervoltage condition expires, the UVLO flag is released (see *[Section 9.1.19 on page 52](#page-51-0)* and *[9.2.20 on page 63](#page-62-1)*). The undervoltage condition expires when the motor supply voltage goes over the  $V_{\text{SthOn}}$  threshold voltage. When the device is in the undervoltage condition, no motion command can be performed. The UVLO flag is forced low by logic reset (power-up included) even if no UVLO condition is present.

## <span id="page-28-1"></span>**6.11 Thermal warning and thermal shutdown**

An internal sensor allows the L6472 to detect when the device internal temperature exceeds a thermal warning or an overtemperature threshold.

When the thermal warning threshold  $(T_{j(WRN)})$  is reached, the TH\_WRN bit in the STATUS register is forced low (see *[Section 9.1.19](#page-51-0)*) until the temperature decreases below  $T_{i(WRN)}$ and a GetStatus command is sent to the IC (see *[Section 9.1.19](#page-51-0)* and *[9.2.20](#page-62-1)*).

When the thermal shutdown threshold  $(T_{i(OFF)})$  is reached, the device goes into the thermal shutdown condition: the TH\_SD bit in the STATUS register is forced low, the power bridges are disabled bridges in high-impedance state and the HiZ bit in the STATUS register is raised (see *[Section 9.1.19](#page-51-0)*).

The thermal shutdown condition only expires when the temperature goes below the thermal warning threshold  $(T_{i(WRN)})$ .

On exiting the thermal shutdown condition, the bridges are still disabled (HiZ flag high); whichever motion command makes the device exit from High Z state (HardStop and SoftStop included).

## <span id="page-28-2"></span>**6.12 Reset and standby**

The device can be reset and put into standby mode through a dedicated pin. When the STBY\RST pin is driven low, the bridges are left open (High Z state), the internal charge pump is stopped, the SPI interface and control logic are disabled, and the internal 3 V voltage regulator maximum output current is reduced to IREG,STBY; as a result, the L6472 heavily reduces the power consumption. At the same time the register values are reset to default and all protection functions are disabled. STBY\RST input must be forced low at least for  $t_{STBY,min}$  in order to ensure the complete switch to standby mode.

On exiting standby mode, as well as for IC power-up, a delay of up to  $t_{logicwu}$  must be given before applying a new command to allow proper oscillator and logic startup and a delay of up to  $t_{\text{cowu}}$  must be given to allow the charge pump startup.



On exiting standby mode the bridges are disabled (HiZ flag high) and whichever motion command causes the device to exit High Z state (HardStop and SoftStop included).

**Warning: It is not recommended to reset the device when outputs are active. The device should be switched to high-impedance state before being reset.**

## <span id="page-29-0"></span>**6.13 External switch (SW pin)**

The SW input is internally pulled-up to  $V_{DD}$  and detects if the pin is open or connected to ground (see *[Figure 12](#page-29-2)*).

The SW  $F$  bit of the STATUS register indicates if the switch is open ('0') or closed ('1') (see *[Section 9.1.19 on page 52](#page-51-0)*); the bit value is refreshed at every system clock cycle (125 ns). The SW\_EVN flag of the STATUS register is raised when a switch turn-on event (SW input falling edge) is detected (see *[Section 9.1.19](#page-51-0)*). A GetStatus command releases the SW\_EVN flag (see *[Section 9.2.20 on page 63](#page-62-1)*).

By default a switch turn-on event causes a HardStop interrupt (SW\_MODE bit of the CONFIG register set to '0'). Otherwise (SW\_MODE bit of the CONFIG register set to '1'), switch input events do not cause interrupts and the switch status information is at the user's disposal (see *[Table 26 on page 50](#page-49-1)*).

The switch input can be used by the GoUntil and ReleaseSW commands as described in *[Section 9.2.10 on page 59](#page-58-1)* and *[9.2.11 on page 60](#page-59-0)*.

If the SW input is not used, it should be connected to VDD.

<span id="page-29-2"></span>

**Figure 12. External switch connection**

## <span id="page-29-1"></span>**6.14 Programmable DMOS slew rate, deadtime and blanking time**

Using the POW SR parameter in the CONFIG register, it is possible to set the commutation speed of the power bridge output (see *[Table 28 on page 51](#page-50-1)*).



## <span id="page-30-0"></span>**6.15 Integrated analog-to-digital converter**

The L6472 integrates an  $N_{ADC}$  bit ramp-compare analog-to-digital converter with a reference voltage equal to VREG. The analog-to-digital converter input is available through the ADCIN pin and the conversion result is available in the ADC\_OUT register (see *[Section 9.1.13 on](#page-45-0)  [page 46](#page-45-0)*). The sampling frequency is equal to the clock frequency divided by 512.

The ADC OUT value can be used for the torque regulation or can remain at the user's disposal.

## <span id="page-30-1"></span>**6.16 Internal voltage regulator**

The L6472 device integrates a voltage regulator which generates a 3 V voltage starting from motor power supply (VSA and VSB). In order to make the voltage regulator stable, at least 22 µF should be connected between the VREG pin and ground (the suggested value is 47  $\mu$ F).

The internal voltage regulator can be used to supply the VDD pin in order to make the device digital output range 3.3 V compatible (*[Figure 13](#page-30-2)*). A digital output range 5 V compatible can be obtained connecting the VDD pin to an external 5 V voltage source. In both cases, a 10 µF capacitance should be connected to the VDD pin in order to obtain a correct operation.

The internal voltage regulator is able to supply a current up to  $I_{RFGMAX}$ , internal logic consumption included  $(I<sub>logic</sub>)$ . When the device is in standby mode the maximum current that can be supplied is  $I_{\text{REG} \text{ STBY}}$ , internal consumption included  $(I_{\text{basic} \text{ STBY}})$ .

If an external 3.3 V regulated voltage is available, it can be applied to the VREG pin in order to supply all the internal logic and avoid power dissipation of the internal 3 V voltage regulator (*[Figure 13](#page-30-2)*). The external voltage regulator should never sink current from the VREG pin.

<span id="page-30-2"></span>

#### **Figure 13. Internal 3 V linear regulator**



## <span id="page-31-0"></span>**6.17 BUSY\SYNC pin**

This pin is an open drain output which can be used as the busy flag or synchronization signal according to the SYNC\_EN bit value (STEP\_MODE register).

#### <span id="page-31-1"></span>**6.17.1 BUSY operation mode**

The pin works as busy signal when the SYNC\_EN bit is set low (default condition). In this mode the output is forced low while a constant speed, absolute positioning or motion command is under execution. The BUSY pin is released when the command has been executed (target speed or target position reached). The STATUS register includes a BUSY flag that is the BUSY pin mirror (see *[Section 9.1.19 on page 52](#page-51-0)*).

In the case of daisy chain configuration, BUSY pins of different ICs can be hard-wired to save host controller GPIOs.

#### <span id="page-31-2"></span>**6.17.2 SYNC operation mode**

The pin works as a synchronization signal when the SYNC EN bit is set high. In this mode a step-clock signal is provided on the output according to a SYNC\_SEL and STEP\_SEL parameter combination (see *[Section 9.1.16 on page 47](#page-46-1)*).

## <span id="page-31-3"></span>**6.18 FLAG pin**

By default an internal open drain transistor pulls the FLAG pin to ground when at least one of the following conditions occur:

- Power-up or standby/reset exit
- Overcurrent detection
- Thermal warning
- Thermal shutdown
- UVLO
- Switch turn-on event
- Wrong command
- Non-performable command.

It is possible to mask one or more alarm conditions by programming the ALARM\_EN register (see *[Table 23 on page 49](#page-48-2)*). If the corresponding bit of the ALARM\_EN register is low, the alarm condition is masked and it does not cause a FLAG pin transition; all other actions imposed by alarm conditions are performed anyway. In the case of daisy chain configuration, the FLAG pins of different ICs can be OR-wired to save host controller GPIOs.

## <span id="page-32-0"></span>**7 Phase current control**

The L6472 performs a new current control technique, named predictive current control, allowing the device to obtain the target average phase current. This method is described in detail in *[Section 7.1](#page-32-1)*. Furthermore, the L6472 automatically selects the better decay mode in order to follow the current profile.

Current control algorithm parameters can be programmed by the T\_FAST, TON\_MIN, TOFF\_MIN and CONFIG registers (see *[Section 9.1.11 on page 45](#page-44-0)*, *[9.1.12 on page 45](#page-44-1)*, *[9.1.13 on page 46](#page-45-0)* and *[9.1.18 on page 49](#page-48-1)* for details).

Different current amplitude can be set for acceleration, deceleration and constant speed phases and when the motor is stopped through the TVAL\_ACC, TVAL\_DEC, TVAL\_RUN and TVAL\_HOLD registers (see *[Section 7.4 on page 37](#page-36-0)*). The output current amplitude can also be regulated by the ADCIN voltage value (see *[Section 6.15](#page-30-0)*).

Each bridge is driven by an independent control system that shares the control parameters only with other bridges.

## <span id="page-32-1"></span>**7.1 Predictive current control**

Unlike a classical peak current control system, that causes the phase current decay when the target value is reached, this new method keeps the power bridge on for an extra time after reaching the current threshold.

At each cycle the system measures the time required to reach the target current  $(t_{\text{SENSE}})$ . After that the power stage is kept in a "predictive" ON state ( $t_{PRED}$ ) for a time equal to the mean value of  $t_{\text{SFNSF}}$  in the last two control cycles (actual one and previous one), as shown in *[Figure 14](#page-32-2)*.

<span id="page-32-2"></span>

**Figure 14. Predictive current control**



At the end of the predictive ON state the power stage is set in the OFF state for a fixed time, as in a constant  $t_{\text{OFF}}$  current control. During the OFF state both slow and fast decay can be performed; the better decay combination is automatically selected by the L6472, as described in *[Section 7.2](#page-33-0)*.

As shown in *[Figure 14](#page-32-2)*, the system is able to center the triangular wave on the desired reference value improving dramatically the accuracy of the current control system: in fact the average value of a triangular wave is exactly equal to the middle point of each of its segments and at steady-state the predictive current control tends to equalize the duration of the  $t_{\text{SENSE}}$  and the  $t_{\text{PRFD}}$  time.

Furthermore, the  $t_{\text{OFF}}$  value is recalculated each time a new current value is requested (microstep change) in order to keep the PWM frequency as near as possible to the programmed one (TSW parameter in the CONFIG register).

The device can be forced to work using a classic peak current control setting the PRED\_EN bit in the CONFIG register low (default condition). In this case, after the sense phase  $(t_{\text{SENSE}})$  the power stage is set in the OFF state, as shown in *[Figure 15](#page-33-1)*.

<span id="page-33-1"></span>



## <span id="page-33-0"></span>**7.2 Auto-adjusted decay mode**

During the current control, the device automatically selects the better decay mode in order to follow the current profile reducing the current ripple.

At reset, the OFF time is performed by turning on both the low-side MOSFETs of the power stage and the current recirculates in the lower half of the bridge (slow decay).

If, during a PWM cycle, the target current threshold is reached in a time shorter than the TON MIN value, a fast decay of TOFF\_FAST/8 (T\_FAST register) is immediately performed turning on the opposite MOS of both half-bridges and the current recirculates back to the supply bus.

After this time, the bridge returns to the ON state: if the time needed to reach the target current value is still less than TON MIN, a new fast decay is performed with a period twice the previous one. Otherwise, the normal control sequence is followed as described in *[Section 7.1](#page-32-1)*. The maximum fast decay duration is set by the TOFF\_FAST value.



<span id="page-34-0"></span>

**Figure 16. Adaptive decay - fast decay tuning**

When two or more fast decays are performed with the present target current, the control system adds a fast decay at the end of every OFF time, keeping the OFF state duration constant ( $t_{OFF}$  is split into  $t_{OFF,SLOW}$  and  $t_{OFF,FAST}$ ). When the current threshold is increased by a microstep change (rising step), the system returns to normal decay mode (slow decay only) and the  $t_{\text{FAST}}$  value is halved.

Stopping the motor or reaching the current sine wave zero crossing causes the current control system to return to the reset state.



<span id="page-35-1"></span>



## <span id="page-35-0"></span>**7.3 Auto-adjusted fast decay during the falling steps**

When the target current is decreased by a microstep change (falling step), the device performs a fast decay in order to reach the new value as fast as possible. Anyway, exceeding the fast duration may cause a strong ripple on the step change. The L6472 device automatically adjusts these fast decays reducing the current ripple.

At reset, the fast decay value ( $t_{FA+1}$ ) is set to FALL\_STEP/4 (T\_FAST register). The  $t_{FA+1}$ value is doubled every time, within the same falling step, an extra fast decay is necessary to obtain an ON time greater than TON\_MIN. The maximum  $t_{FAI|I}$  value is equal to FALL\_STEP.

At the next falling step, the system uses the last  $t_{FALL}$  value of the previous falling step. Stopping the motor or reaching the current sine wave zero crossing causes the current control system to return to the reset state.



<span id="page-36-1"></span>

## <span id="page-36-0"></span>**7.4 Torque regulation (output current amplitude regulation)**

The output current amplitude can be regulated in two ways: writing the TVAL\_ACC, TVAL\_DEC, TVAL\_RUN and TVAL\_HOLD registers or varying the ADCIN voltage value.

The EN\_TQREG bit (CONFIG register) sets the torque regulation method. If this bit is high, the ADC\_OUT prevalue is used to regulate output current amplitude (see *[Section 9.1.14 on](#page-45-1)  [page 46](#page-45-1)*). Otherwise the internal analog-to-digital converter is at the user's disposal and the output current amplitude is managed by the TVAL\_HOLD, TVAL\_RUN, TVAL\_ACC and TVAL\_DEC registers (see *[Section 9.1.10 on page 44](#page-43-1)*).

The voltage applied to the ADCIN pin is sampled at  $f_S$  frequency and converted in an NADC bit digital signal. The analog-to-digital conversion result is available in the ADC\_OUT register.



## <span id="page-37-0"></span>**8 Serial interface**

The integrated 8-bit serial peripheral interface (SPI) is used for a synchronous serial communication between the host microprocessor (always master) and the L6472 (always slave).

The SPI uses chip select (CS), serial clock (CK), serial data input (SDI) and serial data output (SDO) pins. When CS is high, the device is unselected and the SDO line is inactive (high-impedance).

The communication starts when CS is forced low. The CK line is used for synchronization of data communication.

All commands and data bytes are shifted into the device through the SDI input, most significant bit first. The SDI is sampled on the rising edges of the CK.

All output data bytes are shifted out of the device through the SDO output, most significant bit first. The SDO is latched on the falling edges of the CK. When a return value from the device is not available, an all zero byte is sent.

After each byte transmission, the  $\overline{CS}$  input must be raised and be kept high for at least t<sub>disCS</sub> in order to allow the device to decode the received command and put the return value into the shift register.

All timing requirements are shown in *[Figure 19](#page-37-1)* (see *[Section 3 on page 11](#page-10-0)* for the respective electrical characteristics for values).

Multiple devices can be connected in a daisy chain configuration, as shown in *[Figure 20](#page-38-0)*.

<span id="page-37-1"></span>

#### **Figure 19. SPI timings diagram**



<span id="page-38-0"></span>



## <span id="page-39-0"></span>**9 Programming manual**

## <span id="page-39-1"></span>**9.1 Register and flag description**

*[Table 9](#page-39-2)* shows a map of the user registers available (detailed description in respective paragraphs from *[Section 9.1.1 on page 41](#page-40-0)* to *[Section 9.1.19 on page 52](#page-51-0)*):

<span id="page-39-2"></span>







<b>Address</b> [Hex]	<b>Register</b> name	<b>Register function</b>	Len. [bit]	<b>Reset</b> [Hex]	<b>Reset value</b>	Remarks $(1)$
h18	<b>CONFIG</b>	IC configuration	16	2E88	Internal oscillator, 2 MHz OSCOUT clock, supply voltage compensation disabled, overcurrent shutdown enabled. slew rate = $290 \text{ V/}\mu\text{s}$ TSW = $40 \mu\text{s}$	R, WH
h <sub>19</sub>	<b>STATUS</b>	<b>Status</b>	16	XXX <sup>(2)</sup>	High-impedance state, UVLO/reset flag set.	R
h1A	<b>RESERVED</b>	Reserved address				
h <sub>1</sub> B	<b>RESERVED</b>	Reserved address				

**Table 9. Register map (continued)**

1. R: Readable, WH: writable only when outputs are in high-impedance, WS: writable only when motor is stopped, WR: always writable.

2. According to startup conditions.

3. The bit 3 of the register must be set to one.

### <span id="page-40-0"></span>**9.1.1 ABS\_POS**

The ABS\_POS register contains the current motor absolute position in agreement to the selected step mode; the stored value unit is equal to the selected step mode (full, half, quarter, etc.). The value is in 2's complement format and it ranges from - $2^{21}$  to + $2^{21}$ -1.

At power-on the register is initialized to "0" (HOME position).

Any attempt to write the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

#### <span id="page-40-1"></span>**9.1.2 EL\_POS**

The EL\_POS register contains the current electrical position of the motor. The two MSbits indicate the current step and the other bits indicate the current microstep (expressed in step/128) within the step.

<span id="page-40-2"></span>

#### **Table 10. EL\_POS register**

When the EL\_POS register is written by the user the new electrical position is instantly imposed. When the EL POS register is written its value must be masked in order to match with the step mode selected in the STEP\_MODE register in order to avoid a wrong microstep value generation (see *[Section 9.1.16 on page 47](#page-46-1)*); otherwise the resulting microstep sequence is incorrect.

Any attempt to write the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).



#### <span id="page-41-0"></span>**9.1.3 MARK**

The MARK register contains an absolute position called MARK, in accordance with the selected step mode; the stored value unit is equal to the selected step mode (full, half, quarter, etc.).

It is in 2's complement format and it ranges from  $-2^{21}$  to  $+2^{21}$ -1.

#### <span id="page-41-1"></span>**9.1.4 SPEED**

The SPEED register contains the current motor speed, expressed in step/tick (format unsigned fixed point 0.28).

In order to convert the SPEED value in step/s the following formula can be used:

#### **Equation 1**

$$
[step/s] = \frac{SPEED \cdot 2^{-28}}{tick}
$$

where SPEED is the integer number stored in the register and tick is 250 ns.

The available range is from 0 to 15625 step/s with a resolution of 0.015 step/s.

*Note: The range, effectively available to the user, is limited by the MAX\_SPEED parameter.*

Any attempt to write the register causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

#### <span id="page-41-2"></span>**9.1.5 ACC**

The ACC register contains the speed profile acceleration expressed in step/tick<sup>2</sup> (format unsigned fixed point 0.40).

In order to convert ACC value in step/s2 the following formula can be used:

#### **Equation 2**

$$
[step/s] = \frac{ACC \cdot 2^{-40}}{\text{tick}^2}
$$

where ACC is the integer number stored in the register and tick is 250 ns.

The available range is from 14.55 to 59590 step/s<sup>2</sup> with a resolution of 14.55 step/s<sup>2</sup>.

The 0xFFF value of the register is reserved and it should never be used.

Any attempt to write to the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

#### <span id="page-41-3"></span>**9.1.6 DEC**

The DEC register contains the speed profile deceleration expressed in step/tick<sup>2</sup> (format unsigned fixed point 0.40).



In order to convert the DEC value in step/s2 the following formula can be used:

#### **Equation 3**

$$
[step/s] = \frac{DEC \cdot 2^{-40}}{tick^2}
$$

where DEC is the integer number stored in the register and tick is 250 ns.

The available range is from 14.55 to 59590 step/s<sup>2</sup> with a resolution of 14.55 step/s<sup>2</sup>.

Any attempt to write the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

#### <span id="page-42-0"></span>**9.1.7 MAX\_SPEED**

The MAX\_SPEED register contains the speed profile maximum speed expressed in step/tick (format unsigned fixed point 0.18).

In order to convert it in step/s the following formula can be used:

#### **Equation 4**

$$
[step/s] = \frac{\text{MAXSPEED}\cdot 2^{-18}}{\text{tick}}
$$

where MAX SPEED is the integer number stored in the register and tick is 250 ns.

The available range is from 15.25 to 15610 step/s with a resolution of 15.25 step/s.

#### <span id="page-42-1"></span>**9.1.8 MIN\_SPEED**

The MIN\_SPEED register contains the following parameters:



<span id="page-42-2"></span>

The MIN\_SPEED parameter contains the speed profile minimum speed. Its value is expressed in step/tick and to convert it in step/s the following formula can be used:

#### **Equation 5**

$$
[step/s] = \frac{\text{MINSPEED}\cdot 2^{-24}}{\text{tick}}
$$

where MIN\_SPEED is the integer number stored in the register and tick is the ramp 250 ns.

The available range is from 0 to 976.3 step/s with a resolution of 0.238 step/s.

Any attempt to write the register when the motor is running causes the NOTPERF\_CMD flag to rise.



#### <span id="page-43-0"></span>**9.1.9 FS\_SPD**

The FS\_SPD register contains the threshold speed. When the actual speed exceeds this value the step mode is automatically switched to full-step two-phase on. Its value is expressed in step/tick (format unsigned fixed point 0.18) and to convert it in step/s the following formula can be used.

#### **Equation 6**

$$
[step/s] = \frac{(FSSPD + 0.5) \cdot 2^{-18}}{\text{tick}}
$$

If the FS SPD value is set to h3FF (max.) the system always works in microstepping mode (SPEED must go beyond the threshold to switch to full-step mode). Setting FS\_SPD to zero does not have the same effect as setting step mode to full-step two phase on: the zero FS\_SPD value is equivalent to a speed threshold of about 7.63 step/s.

The available range is from 7.63 to 15625 step/s with a resolution of 15.25 step/s.

## <span id="page-43-1"></span>**9.1.10 TVAL\_HOLD, TVAL\_RUN, TVAL\_ACC and TVAL\_DEC**

The TVAL\_HOLD register contains the current value that is assigned to the torque regulation DAC when the motor is stopped.

The TVAL\_RUN register contains the current value that is assigned to the torque regulation DAC when the motor is running at constant speed.

The TVAL\_ACC register contains the current value that is assigned to the torque regulation DAC during acceleration.

The TVAL\_DEC register contains the current value that is assigned to the torque regulation DAC during deceleration.

The available range is from 31.25 mA to 4 A with a resolution of 31.25 mA, as shown in *[Table 12](#page-43-2)*.



<span id="page-43-2"></span>

### <span id="page-44-0"></span>**9.1.11 T\_FAST**

The T\_FAST register contains the maximum fast decay time (TOFF\_FAST) and the maximum fall step time (FALL\_STEP) used by the current control system (see *[Section 7.2](#page-33-0)  [on page 34](#page-33-0)* and *[7.3 on page 36](#page-35-0)* for details):

<span id="page-44-2"></span>

	140101011111010100101									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
		TOFF FAST				<b>FAST STEP</b>				

**Table 13. T\_FAST register**

The available range for both parameters is from 2  $\mu$ s to 32  $\mu$ s.



<span id="page-44-3"></span>

Any attempt to write to the register when the motor is running causes the command to be ignored and NOTPERF\_CMD to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

#### <span id="page-44-1"></span>**9.1.12 TON\_MIN**

The TON\_MIN register contains the minimum ON time value used by the current control system (see *[Section 7.2 on page 34](#page-33-0)*).

The available range for both parameters is from 0.5  $\mu$ s to 64  $\mu$ s.

<span id="page-44-4"></span>

	<b>Time</b>			
				$0.5 \,\mu s$
				$1 \mu s$
				$63.5 \,\mu s$
				$64 \mu s$

**Table 15. Minimum ON time**

Any attempt to write to the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD to rise (see *[Section 9.1.19](#page-51-0)*).



#### <span id="page-45-0"></span>**9.1.13 TOFF\_MIN**

The TOFF\_MIN register contains the minimum OFF time value used by the current control system (see *[Section 7.1 on page 33](#page-32-1)* for details).

The available range for both parameters is from 0.5 µs to 64 µs.

<span id="page-45-2"></span>

	<b>Time</b>			
				$0.5 \,\mu s$
	◠			1 $\mu$ s
				$63.5 \,\mu s$
				$64 \mu s$

**Table 16. Minimum OFF time**

Any attempt to write to the register when the motor is running causes the command to be ignored and NOTPERF\_CMD to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

### <span id="page-45-1"></span>**9.1.14 ADC\_OUT**

The ADC\_OUT register contains the result of the analog-to-digital conversion of the ADCIN pin voltage.

Any attempt to write to the register causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

<span id="page-45-3"></span>

<b>VADCIN/ VREG</b>		<b>ADC_OUT [4.0]</b>	<b>Output current amplitude</b>	
				125 mA
1/32				250 mA
30/32				3.875 A
31/32				4 A

**Table 17. ADC\_OUT value and torque regulation feature** 



### <span id="page-46-0"></span>**9.1.15 OCD\_TH**

The OCD\_TH register contains the overcurrent threshold value (see *[Section 6.9 on page 28](#page-27-0)* for details). The available range is from 375 mA to 6 A, steps of 375 mA, as shown in *[Table 18](#page-46-2)*.

<span id="page-46-2"></span>



### <span id="page-46-1"></span>**9.1.16 STEP\_MODE**

The STEP\_MODE register has the following structure:

#### **Table 19. STEP\_MODE register**

<span id="page-46-3"></span>

1. When the register is written this bit should be set to 1.

*When the STEP\_MODE register is written, the bit #3 is to be set to 1, otherwise anomalous behaviors could occur.*

The STEP\_SEL parameter selects one of five possible stepping modes:

#### **Table 20. Step mode selection**

<span id="page-46-4"></span>

Every time the step mode is changed, the electrical position (i.e. the point of microstepping sine wave that is generated) is reset to the first microstep.

#### **Warning: Every time STEP\_SEL is changed the value in the ABS\_POS register looses meaning and should be reset.**



Any attempt to write the register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

When when SYNC\_EN bit is set low, BUSY/SYNC output is forced low during the commands execution, otherwise, when the SYNC\_EN bit is set high, the BUSY/SYNC output provides a clock signal according to the SYNC\_SEL parameter.

<span id="page-47-0"></span>

![](_page_47_Picture_188.jpeg)

The synchronization signal is obtained starting from the electrical position information (EL\_POS register) according to *[Table 22](#page-47-1)*:

![](_page_47_Picture_189.jpeg)

<span id="page-47-1"></span>![](_page_47_Picture_190.jpeg)

1. When this value is selected the BUSY output is forced low.

![](_page_47_Picture_9.jpeg)

### <span id="page-48-0"></span>**9.1.17 ALARM\_EN**

The ALARM\_EN register allows the selection of which alarm signals are used to generate the FLAG output. If the respective bit of the ALARM\_EN register is set high, the alarm condition forces the FLAG pin output down.

<span id="page-48-2"></span>![](_page_48_Picture_88.jpeg)

![](_page_48_Picture_89.jpeg)

#### <span id="page-48-1"></span>**9.1.18 CONFIG**

The CONFIG register has the following structure:

**Table 24. CONFIG register**

<span id="page-48-3"></span>

<b>Bit 15</b>	<b>Bit 14</b>	<b>Bit 13</b>	<b>Bit 12</b>	<b>Bit 11</b>	<b>Bit 10</b>	Bit 9	Bit 8		
PRED EN		POW SR							
Bit 7	Bit 6	Bit 5	Bit 4 Bit 3				Bit 0		
OC SD	<b>RESERVED</b>	SW MODE <b>EN TQREG</b> EXT CLK OSC SEL							

![](_page_48_Picture_9.jpeg)

![](_page_49_Picture_213.jpeg)

<span id="page-49-0"></span>![](_page_49_Picture_214.jpeg)

![](_page_49_Picture_215.jpeg)

The SW\_MODE bit sets the external switch to act as HardStop interrupt or not:

#### **Table 26. External switch hard stop interrupt mode**

<span id="page-49-1"></span>![](_page_49_Picture_216.jpeg)

The OC\_SD bit sets if an overcurrent event causes or not the bridges to turn off; the OCD flag in the STATUS register is forced low anyway:

50/70 DocID022729 Rev 5

![](_page_49_Picture_10.jpeg)

<span id="page-50-0"></span>![](_page_50_Picture_151.jpeg)

The POW SR bits set the slew rate value of the power bridge output:

<span id="page-50-1"></span>![](_page_50_Picture_152.jpeg)

**Table 28. Programmable power bridge output slew rate values** 

1. See  $S_{\text{Rout}_r}$  and  $S_{\text{Rout}_r}$  parameters in *[Table 5 on page 11](#page-10-1)* for details.

The TQREG bit sets if the torque regulation (see *[Section 7.4 on page 37](#page-36-0)*) is performed through ADCIN voltage (external) or the TVAL\_HOLD, TVAL\_ACC, TVAL\_DEC and TVAL\_RUN registers (internal):

![](_page_50_Picture_153.jpeg)

<span id="page-50-2"></span>![](_page_50_Picture_154.jpeg)

The TSW parameter is used by the current control system and it sets the target switching period.

<span id="page-50-3"></span>![](_page_50_Picture_155.jpeg)

#### **Table 30. Switching period**

Any attempt to write the CONFIG register when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

![](_page_50_Picture_14.jpeg)

#### <span id="page-51-0"></span>**9.1.19 STATUS**

<span id="page-51-1"></span>

<b>Bit 15</b>	<b>Bit 14</b>	<b>Bit 13</b>	<b>Bit 12</b>	<b>Bit 11</b>	<b>Bit 10</b>	Bit 9	Bit 8
<b>SCK MOD</b>			<b>OCD</b>	TH SD	TH WRN	<b>UVLO</b>	<b>WRONG CMD</b>
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NOTPERF CMD		<b>MOT STATUS</b>	DIR	SW EVN	SW F	<b>BUSY</b>	HiZ

**Table 31. STATUS register**

When the HiZ flag is high it indicates that the bridges are in high-impedance state. Any motion command causes the device to exit from High Z state (HardStop and SoftStop included), unless error flags forcing a High Z state are active.

The UVLO flag is active low and is set by an undervoltage lockout or reset event (power-up included). The TH\_WRN, TH\_SD, OCD flags are active low and indicate respectively thermal warning, thermal shutdown and overcurrent detection events.

The NOTPERF\_CMD and WRONG\_CMD flags are active high and indicate, respectively, that the command received by SPI can't be performed or does not exist at all. The SW\_F reports the SW input status (low for open and high for closed).

The SW\_EVN flag is active high and indicates a switch turn-on event (SW input falling edge).

The UVLO, TH\_WRN, TH\_SD, OCD, NOTPERF\_CMD, WRONG\_CMD and SW\_EVN flags are latched: when the respective conditions make them active (low or high) they remain in that state until a GetStatus command is sent to the IC.

The BUSY bit reflects the BUSY pin status. The BUSY flag is low when a constant speed, positioning or motion command is under execution and is released (high) after the command has been completed.

The SCK, MOD bit is an active high flag indicating that the device is working in step-clock mode. In this case the step-clock signal should be provided through the STCK input pin. The DIR bit indicates the current motor direction:

<span id="page-51-2"></span>![](_page_51_Picture_117.jpeg)

#### **Table 32. STATUS register DIR bit**

![](_page_51_Picture_13.jpeg)

#### MOT\_STATUS indicates the current motor status:

<span id="page-52-0"></span>![](_page_52_Picture_45.jpeg)

![](_page_52_Picture_46.jpeg)

Any attempt to write to the register causes the command to be ignored and the NOTPERF\_CMD to rise.

![](_page_52_Picture_6.jpeg)

## <span id="page-53-0"></span>**9.2 Application commands**

A summary of commands is given in *[Table 34](#page-53-1)*.

<span id="page-53-1"></span>![](_page_53_Picture_143.jpeg)

![](_page_53_Picture_144.jpeg)

![](_page_53_Picture_5.jpeg)

### <span id="page-54-0"></span>**9.2.1 Command management**

The host microcontroller can control motor motion and configure the L6472 device through a complete set of commands.

All commands are composed by a single byte. After the command byte, some argument bytes should be needed (see *[Figure 21](#page-54-1)*). Argument length can vary from 1 to 3 bytes.

![](_page_54_Figure_4.jpeg)

<span id="page-54-1"></span>![](_page_54_Figure_5.jpeg)

By default the device returns an all zero response for any received byte, the only exceptions are GetParam and GetStatus commands. When one of these commands is received the following response bytes represent the related register value (see *[Figure 22](#page-54-2)*).

Response length can vary from 1 to 3 bytes.

#### **Figure 22. Command with 3-byte response**

<span id="page-54-2"></span>![](_page_54_Figure_9.jpeg)

During response transmission, new commands can be sent. If a command requiring a response is sent before the previous response is completed, the response transmission is aborted and the new response is loaded into the output communication buffer (see *[Figure 23](#page-54-3)*).

#### **Figure 23. Command response aborted**

<span id="page-54-3"></span>![](_page_54_Figure_12.jpeg)

When a byte that does not correspond to a command is sent to the IC, it is ignored and the WRONG\_CMD flag in the STATUS register is raised (see *[Section 9.1.19](#page-51-0)*).

#### <span id="page-55-0"></span>**9.2.2 NOP**

<span id="page-55-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
								From host

**Table 35. NOP command structure**

Nothing is performed.

#### <span id="page-55-1"></span>**9.2.3 SetParam (PARAM, VALUE)**

#### **Table 36. SetParam command structure**

<span id="page-55-4"></span>![](_page_55_Picture_143.jpeg)

The SetParam command sets the PARAM register value equal to VALUE; PARAM is the respective register address listed in *[Table 9 on page 40](#page-39-2)*.

The command should be followed by the new register VALUE (most significant byte first). The number of bytes composing the VALUE argument depends on the length of the target register (see *[Table 9](#page-39-2)*).

Some registers cannot be written (see *[Table 9](#page-39-2)*); any attempt to write one of these registers causes the command to be ignored and the WRONG\_CMD flag to rise at the end of the command byte as if an unknown command code was sent (see *[Section 9.1.18 on page 49](#page-48-1)*).

Some registers can only be written in particular conditions (see *[Table 9](#page-39-2)*); any attempt to write one of these registers when the conditions are not satisfied causes the command to be ignored and the NOTPERF CMD flag to rise at the end of last argument byte (see *[Section 9.1.19 on page 52](#page-51-0)*).

Any attempt to set an inexistent register (wrong address value) causes the command to be ignored and the WRONG CMD flag to rise at the end of the command byte as if an unknown command code was sent.

### <span id="page-55-2"></span>**9.2.4 GetParam (PARAM)**

<span id="page-55-5"></span>![](_page_55_Picture_144.jpeg)

#### **Table 37. GetParam command structure**

![](_page_55_Picture_17.jpeg)

This command reads the current PARAM register value; PARAM is the respective register address listed in *[Table 9 on page 40](#page-39-2)*.

The command response is the current value of the register (most significant byte first). The number of bytes composing the command response depends on the length of the target register (see *[Table 9](#page-39-2)*).

The returned value is the register one at the moment of GetParam command decoding. If the register value changes after this moment, the response is not accordingly updated.

All registers can be read anytime.

Any attempt to read an inexistent register (wrong address value) causes the command to be ignored and WRONG CMD flag to rise at the end of command byte as if an unknown command code is sent.

#### <span id="page-56-0"></span>**9.2.5 Run (DIR, SPD)**

<span id="page-56-2"></span>![](_page_56_Picture_154.jpeg)

#### **Table 38. Run command structure**

The Run command produces a motion at SPD speed; the direction is selected by the DIR bit: '1' forward or '0' reverse. The SPD value is expressed in step/tick (format unsigned fixed point 0.28) which is the same format as the SPEED register (see *[Section 9.1.4 on page 42](#page-41-1)*).

*Note: The SPD value should be lower than MAX\_SPEED and greater than MIN\_SPEED otherwise the Run command is executed at MAX\_SPEED or MIN\_SPEED respectively.*

This command keeps the BUSY flag low until the target speed is reached.

This command can be given anytime and is immediately executed.

#### <span id="page-56-1"></span>**9.2.6 StepClock (DIR)**

**Table 39. StepClock command structure**

<span id="page-56-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							DIR	From host

The StepClock command switches the device in step-clock mode (see *[Section 6.7.5 on](#page-25-0)  [page 26](#page-25-0)*) and imposes the forward (DIR = '1') or reverse (DIR = '0') direction.

When the device is in step-clock mode the SCK\_MOD flag in the STATUS register is raised and the motor is always considered stopped (see *[Section 6.7.5](#page-25-0)* and *[Section 9.1.18 on page](#page-48-1)  [49](#page-48-1)*).

The device exits from step-clock mode when a constant speed, absolute positioning or motion command is sent through SPI. Motion direction is imposed by the respective

![](_page_56_Picture_20.jpeg)

StepClock command argument and can by changed by a new StepClock command without exiting step-clock mode.

Events that cause bridges to be forced into high-impedance state (overtemperature, overcurrent, etc.) do not cause the device to leave step-clock mode. StepClock command does not force the BUSY flag low. This command can only be given when the motor is stopped. If a motion is in progress the motor should be stopped and it is then possible to send a StepClock command.

Any attempt to perform a StepClock command when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page](#page-51-0)  [52](#page-51-0)*).

#### <span id="page-57-0"></span>**9.2.7 Move (DIR, N\_STEP)**

<span id="page-57-2"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0		0	0	0	0	0	<b>DIR</b>	From host		
x	X		N STEP (Byte 2)							
	N_STEP (Byte 1)									
	N_STEP (Byte 0)									

**Table 40. Move command structure**

The move command produces a motion of N\_STEP microsteps; the direction is selected by the DIR bit ('1' forward or '0' reverse).

The N\_STEP value is always in agreement with the selected step mode; the parameter value unit is equal to the selected step mode (full, half, quarter, etc.).

This command keeps the BUSY flag low until the target number of steps is performed. This command can only be performed when the motor is stopped. If a motion is in progress the motor must be stopped and it is then possible to perform a Move command.

Any attempt to perform a Move command when the motor is running causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

### <span id="page-57-1"></span>**9.2.8 GoTo (ABS\_POS)**

<span id="page-57-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
0			0		0	0	0	From host			
X	х		ABS POS (Byte 2)								
	From host										
	From host										

**Table 41. GoTo command structure**

The GoTo command produces a motion to the ABS\_POS absolute position through the shortest path. The ABS\_POS value is always in agreement with the selected step mode; the parameter value unit is equal to the selected step mode (full, half, quarter, etc.).

The GoTo command keeps the BUSY flag low until the target position is reached.

![](_page_57_Picture_18.jpeg)

This command can only be given when the previous motion command has been completed (BUSY flag released).

Any attempt to perform a GoTo command when a previous command is under execution (BUSY low) causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

### <span id="page-58-0"></span>**9.2.9 GoTo\_DIR (DIR, ABS\_POS)**

<span id="page-58-2"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
			0			0	<b>DIR</b>	From host		
X			ABS POS (Byte 2)							
	From host									
	From host									

**Table 42. GoTo\_DIR command structure**

The GoTo\_DIR command produces a motion to the ABS\_POS absolute position imposing a forward (DIR = '1') or a reverse (DIR = '0') rotation. The ABS\_POS value is always in agreement with the selected step mode; the parameter value unit is equal to the selected step mode (full, half, quarter, etc.).

The GoTo\_DIR command keeps the BUSY flag low until the target speed is reached. This command can only be given when the previous motion command has been completed (BUSY flag released).

Any attempt to perform a GoTo\_DIR command when a previous command is under execution (BUSY low) causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19](#page-51-0)*).

### <span id="page-58-1"></span>**9.2.10 GoUntil (ACT, DIR, SPD)**

<span id="page-58-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	0	0	0	<b>ACT</b>	0		<b>DIR</b>	From host
X	X	x	х		SPD (Byte 2)		From host	
	From host							
	SPD (Byte 0)							

**Table 43. GoUntil command structure**

The GoUntil command produces a motion at SPD speed imposing a forward (DIR = '1') or a reverse (DIR = '0') direction. When an external switch turn-on event occurs (see *[Section 6.13 on page 30](#page-29-0)*), the ABS POS register is reset (if ACT = '0') or the ABS POS register value is copied into the MARK register (if ACT = '1'); the system then performs a SoftStop command.

The SPD value is expressed in step/tick (format unsigned fixed point 0.28) which is the same format as the SPEED register (see *[Section 9.1.4 on page 42](#page-41-1)*).

The SPD value should be lower than MAX\_SPEED and greater than MIN\_SPEED, otherwise the target speed is imposed at MAX\_SPEED or MIN\_SPEED respectively.

![](_page_58_Picture_15.jpeg)

If the SW\_MODE bit of the CONFIG register is set low, the external switch turn-on event causes a HardStop interrupt instead of the SoftStop one (see *[Section 6.13 on page 30](#page-29-0)* and *[9.1.18 on page 49](#page-48-1)*).

This command keeps the BUSY flag low until the switch turn-on event occurs and the motor is stopped. This command can be given anytime and is immediately executed.

#### <span id="page-59-0"></span>**9.2.11 ReleaseSW (ACT, DIR)**

![](_page_59_Picture_132.jpeg)

<span id="page-59-2"></span>![](_page_59_Picture_133.jpeg)

The ReleaseSW command produces a motion at minimum speed imposing a forward (DIR = '1') or reverse (DIR = '0') rotation. When SW is released (opened) the ABS\_POS register is reset (ACT = '0') or the ABS\_POS register value is copied into the MARK register (ACT = '1'); the system then performs a HardStop command.

Note that resetting the ABS\_POS register is equivalent to setting the HOME position.

If the minimum speed value is less than 5 step/s or low speed optimization is enabled, the motion is performed at 5 step/s.

The ReleaseSW command keeps the BUSY flag low until the switch input is released and the motor is stopped.

#### <span id="page-59-1"></span>**9.2.12 GoHome**

![](_page_59_Picture_134.jpeg)

<span id="page-59-3"></span>![](_page_59_Picture_135.jpeg)

The GoHome command produces a motion to the HOME position (zero position) via the shortest path.

Note that this command is equivalent to the  $G_0T_0(0...0)$ " command. If a motor direction is mandatory the GoTo\_DIR command must be used (see *[Section 9.2.9](#page-58-0)*).

The GoHome command keeps the BUSY flag low until the home position is reached. This command can only be given when the previous motion command has been completed. Any attempt to perform a GoHome command when a previous command is under execution (BUSY low) causes the command to be ignored and the NOTPERF\_CMD to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

### <span id="page-60-0"></span>**9.2.13 GoMark**

<span id="page-60-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
								From host

**Table 46. GoMark command structure**

The GoMark command produces a motion to the MARK position performing the minimum path.

Note that this command is equivalent to the "GoTo (MARK)" command. If a motor direction is mandatory the GoTo\_DIR command must be used.

The GoMark command keeps the BUSY flag low until the MARK position is reached. This command can only be given when the previous motion command has been completed (BUSY flag released).

Any attempt to perform a GoMark command when a previous command is under execution (BUSY low) causes the command to be ignored and the NOTPERF\_CMD flag to rise (see *[Section 9.1.19 on page 52](#page-51-0)*).

#### <span id="page-60-1"></span>**9.2.14 ResetPos**

#### **Table 47. ResetPos command structure**

<span id="page-60-4"></span>![](_page_60_Picture_119.jpeg)

The ResetPos command resets the ABS\_POS register to zero. The zero position is also defined as HOME position (see *[Section 6.5 on page 23](#page-22-0)*).

#### <span id="page-60-2"></span>**9.2.15 ResetDevice**

#### **Table 48. ResetDevice command structure**

<span id="page-60-5"></span>![](_page_60_Picture_120.jpeg)

The ResetDevice command resets the device to power-up conditions (see *[Section 6.1 on](#page-19-1)  [page 20](#page-19-1)*).

*Note: At power-up the power bridges are disabled.*

![](_page_60_Picture_17.jpeg)

#### <span id="page-61-0"></span>**9.2.16 SoftStop**

<span id="page-61-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
								From host

**Table 49. SoftStop command structure**

The SoftStop command causes an immediate deceleration to zero speed and a consequent motor stop; the deceleration value used is the one stored in the DEC register (see *[Section 9.1.6 on page 42](#page-41-3)*).

When the motor is in high-impedance state, a SoftStop command forces the bridges to exit from high-impedance state; no motion is performed.

This command can be given anytime and is immediately executed. This command keeps the BUSY flag low until the motor is stopped.

#### <span id="page-61-1"></span>**9.2.17 HardStop**

![](_page_61_Picture_129.jpeg)

<span id="page-61-4"></span>![](_page_61_Picture_130.jpeg)

The HardStop command causes an immediate motor stop with infinite deceleration.

When the motor is in high-impedance state, a HardStop command forces the bridges to exit from high-impedance state; no motion is performed.

This command can be given anytime and is immediately executed. This command keeps the BUSY flag low until the motor is stopped.

#### <span id="page-61-2"></span>**9.2.18 SoftHiZ**

![](_page_61_Picture_131.jpeg)

<span id="page-61-5"></span>![](_page_61_Picture_132.jpeg)

The SoftHiZ command disables the power bridges (high-impedance state) after a deceleration to zero; the deceleration value used is the one stored in the DEC register (see *[Section 9.1.6](#page-41-3)*). When bridges are disabled the HiZ flag is raised.

When the motor is stopped, a SoftHiZ command forces the bridges to enter high-impedance state.

This command can be given anytime and is immediately executed. This command keeps the BUSY flag low until the motor is stopped.

![](_page_61_Picture_21.jpeg)

### <span id="page-62-0"></span>**9.2.19 HardHiZ**

<span id="page-62-2"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
								From host

**Table 52. HardHiZ command structure**

The HardHiZ command immediately disables the power bridges (high-impedance state) and raises the HiZ flag.

When the motor is stopped, a HardHiZ command forces the bridges to enter highimpedance state.

This command can be given anytime and is immediately executed.

This command keeps the BUSY flag low until the motor is stopped.

#### <span id="page-62-1"></span>**9.2.20 GetStatus**

<span id="page-62-3"></span>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
		0		0	0	0	0	From host		
	<b>STATUS MSByte</b> To host									
	To host									

**Table 53. GetStatus command structure**

The GetStatus command returns the STATUS register value.

The GetStatus command resets the STATUS register warning flags. The command forces the system to exit from any error state. The GetStatus command does NOT reset the HiZ flag.

## <span id="page-63-0"></span>**10 Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *[www.st.com](http://www.st.com)*. ECOPACK is an ST trademark.

![](_page_63_Picture_6.jpeg)

## <span id="page-64-0"></span>**10.1 HTSSOP28 package information**

<span id="page-64-1"></span>![](_page_64_Figure_2.jpeg)

**Figure 24. HTSSOP28 package outline**

![](_page_64_Picture_4.jpeg)

![](_page_64_Picture_5.jpeg)

DocID022729 Rev 5 65/70

<span id="page-65-0"></span>![](_page_65_Picture_99.jpeg)

![](_page_65_Picture_100.jpeg)

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs do not exceed 0.15 mm per side.

2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions do not exceed 0.25 mm per side.

## <span id="page-66-0"></span>**10.2 POWERSO36 package information**

<span id="page-66-1"></span>![](_page_66_Figure_2.jpeg)

**Figure 25. POWERSO36 package outline** 

![](_page_66_Picture_4.jpeg)

<span id="page-67-0"></span>![](_page_67_Picture_102.jpeg)

![](_page_67_Picture_103.jpeg)

1. Dimension ìD/E1î does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs do not exceed 0.15 mm per side.

![](_page_67_Picture_4.jpeg)

## <span id="page-68-0"></span>**11 Revision history**

<span id="page-68-1"></span>![](_page_68_Picture_174.jpeg)

#### **Table 56. Document revision history**

![](_page_68_Picture_4.jpeg)

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

 $@$  2015 STMicroelectronics  $-$  All rights reserved

70/70 DocID022729 Rev 5

![](_page_69_Picture_11.jpeg)