

LPC51U68

32-bit ARM Cortex-M0+ MCU; 96 KB SRAM; 256 KB flash, Crystal-less USB operation, Flexcomm Interface, 32-bit counter/ timers, SCTimer/PWM, 12-bit 5.0 Msamples/sec ADC, Temperature sensor

Rev. 1.5 – 13 January 2020 Product data sheet

1. General description

The LPC51U68 are ARM Cortex-M0+ based microcontrollers for embedded applications. These devices include 96 KB of on-chip SRAM, 256 KB on-chip flash, full-speed USB device interface, an I2S, three general-purpose timers, one versatile timer with PWM and many other capabilities (SCTimer/PWM), one RTC/alarm timer, one 24-bit Multi-Rate Timer (MRT), a Windowed Watchdog Timer (WWDT), eight flexible serial communication peripherals (each of which can be a USART, SPIs, or I2C interface), one 12-bit 5.0 Msamples/sec ADC, and a temperature sensor.

The LPC51U68 LQFP64 devices are pin-function compatible with LPC5410x and LPC5411x devices in the same package/pinout versions.

2. Features and benefits

- ARM Cortex-M0+ processor, running at a frequency of up to 150 MHz.
- Single cycle multiplier.
- ARM Cortex-M0+ built-in Nested Vectored Interrupt Controller (NVIC).
- Non-maskable Interrupt (NMI) with a selection of sources.
- Serial Wire Debug (SWD) with 4 breakpoints and 2 watchpoints.
- System tick timer.
- On-Chip memory:
	- ◆ 256 KB on-chip flash programming memory with flash accelerator and 256 Byte page write and erase.
	- ◆ Up to 96 KB total SRAM composed of up to 64 KB main SRAM, plus an additional 32 KB SRAM.
- ROM API support:
	- ◆ Flash In-Application Programming (IAP) and In-System Programming (ISP).
	- ◆ ROM-based USB drivers (HID, CDC, MSC, DFU). Flash updates via USB.
	- \blacklozenge Booting from valid user code in flash, USART, SPI, and I²C.
	- ◆ Legacy, Single, and Dual image boot.

- Serial interfaces:
	- ♦ Eight Flexcomm Interface serial peripherals. Each can be selected by software to be a USART, SPI, or I2C interface. Two Flexcomm Interfaces also include an I2S interface, for a total of 2 channel pairs. Each Flexcomm Interface includes a FIFO that supports USART, SPI, and I2S if supported by that Flexcomm Interface. A variety of clocking options are available to each Flexcomm Interface, and include a shared Fractional Rate Generator.
	- ◆ I²C supports Fast mode and Fast-mode Plus with data rates of up to 1 Mbit/s and with multiple address recognition and monitor mode. Two sets of true open drain I ²C pins also support high-speed Mode (up to 3.4 Mbit/s) as a slave.
	- USB 2.0 full-speed host or device controller with on-chip PHY and dedicated DMA controller supporting crystal-less operation in device mode using software library. See Technical note TN00035 for more details.
- Digital peripherals:
	- DMA controller with 18 channels and 16 programmable triggers, able to access all memories and DMA-capable peripherals.
	- ◆ Up to 48 General-Purpose I/O (GPIO) pins. Most GPIOs have configurable pull-up/pull-down resistors, open-drain mode, and input inverter.
	- ◆ GPIO registers are located on AHB for fast access.
	- ◆ Up to four GPIOs can be selected as pin interrupts (PINT), triggered by rising, falling or both input edges.
	- ◆ Two GPIO grouped interrupts (GINT) enable an interrupt based on a logical (AND/OR) combination of input states.
	- ◆ CRC engine.
- Analog peripherals:
	- ◆ 12-bit ADC with 12 input channels and with multiple internal and external trigger inputs and sample rates of up to 5.0 MS/s. The ADC supports two independent conversion sequences.
	- \blacklozenge Integrated temperature sensor connected to the ADC.
- \blacksquare Timers
	- Three standard general purpose timers/counters, four of which support up to 4 capture inputs and 4 compare outputs, PWM mode, and external count input. Specific timer events can be selected to generate DMA requests.
	- ◆ One SCTimer/PWM (SCT) 8 input and 8 output functions (including capture and match). Inputs and outputs can be routed to/from external pins and internally to/from selected peripherals. Internally, the SCT supports 10 captures/matches, 10 events and 10 states.
	- ◆ 32-bit Real-time clock (RTC) with 1 s resolution running in the always-on power domain. A timer in the RTC can be used for wake-up from all low power modes including deep power-down, with 1 ms resolution.
	- \blacklozenge Multiple-channel multi-rate 24-bit timer (MRT) for repetitive interrupt generation at up to four programmable, fixed rates.
	- ◆ Windowed Watchdog timer (WWDT).
	- Ultra-low power Micro-tick Timer, running from the Watchdog oscillator, that can be used to wake up the device from most low power modes.
- Clock generation:
	- \blacklozenge Internal FRO oscillator, factory trimmed for accuracy, that can optionally be used as a system clock as well as other purposes. This oscillator provides a selectable 48 MHz or 96 MHz output, and a 12 MHz output (divided down from the selected higher frequency) that can optionally be used as a system clock as well as other purposes.
	- ◆ External clock input for up to 25 MHz.
	- ◆ Watchdog oscillator with a frequency range of 6 kHz to 1.5 MHz.
	- ◆ 32 kHz low-power RTC oscillator.
	- System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency external clock. May be run from the internal FRO 12 MHz output, the external clock input CLKIN, or the RTC oscillator.
	- ◆ Clock output function with divider that can reflect many internal clocks.
	- ◆ Frequency measurement unit for measuring the frequency of any on-chip or off-chip clock signal.
- **Power control:**
	- \triangle Integrated PMU (Power Management Unit) to minimize power consumption.
	- Reduced power modes: sleep mode, deep-sleep mode, and deep power-down mode.
	- ◆ Wake-up from deep-sleep mode on activity on USART, SPI, and I²C peripherals when operating as slaves.
	- Wake-up from sleep, deep-sleep and deep power-down modes from the RTC alarm.
	- ◆ The Micro-tick Timer can wake-up the device from most reduced power modes by using the watchdog oscillator when no other on-chip resources are running, for ultra-low power wake-up.
	- ◆ Power-On Reset (POR).
	- ◆ Brownout detect.
- **JTAG boundary scan supported.**
- Unique device serial number for identification.
- Single power supply 1.62 V to 3.6 V.
- Operating temperature range of -40°C to +105°C.
- Available as LQFP64 and LQFP48 packages.

3. Ordering information

3.1 Ordering options

Table 2. Ordering options

4. Marking

The LPC51U68 LQFP48 and LQFP64 packages have the following top-side marking:

- **•** First line: LPC51U68
- **•** Second line: JBD48
- **•** Third line: xx xx
- **•** Fourth line: xxxyy
- **•** Fifth: wwxR[x]
	- **–** yyww: Date code with yy = year and ww = week.
	- **–** xR = Boot code version and device revision.
- **•** First line: LPC51U68
- **•** Second line: JBD64
- Third line: xxxxxxxxxxx
- **•** Fourth line: xxxyywwx[R]x
	- **–** yyww: Date code with yy = year and ww = week.
	- **–** xR = Boot code version and device revision.

Table 3. Device revision table

5. Block diagram

6. Pinning information

6.1 Pinning

6.2 Pin description

On the LPC51U68, digital pins are grouped into two ports. Each digital pin may support up to four different digital functions and one analog function, including General Purpose I/O (GPIO).

Symbol Description宗 **Reset state [1]** Reset state **64-pin 48-pin Type** PIO1 10 30 - **2** PU I/O **PIO1 10** — General-purpose digital input/output pin. **R —** Reserved. I/O **FC6_TXD_SCL_MISO_WS —** Flexcomm Interface 6: USART TXD, I2C SCL, SPI MISO, I2S WS. O **SCT0 OUT4 —** SCT0 output 4. PWM output 4. I/O **FC1_SCK —** Flexcomm Interface 1: USART or SPI clock. **R —** Reserved. **R —** Reserved. I **USB_FRAME —** USB start-of-frame signal derived from host signaling. PIO1 11 $\vert 42 \vert - \vert 2 \vert$ PU $\vert 1/0 \vert$ **PIO1 11** — General-purpose digital input/output pin. **R —** Reserved. I/O **FC6_RTS_SCL_SSEL1 —** Flexcomm Interface 6: USART RTS, I2C SCL, SPI SSEL1. I **CTimer1_CAP0 —** 32-bit CTimer1 capture input 0. I/O **FC4_SCK —** Flexcomm Interface 4: USART or SPI clock. **R —** Reserved. **R —** Reserved. I **USB_VBUS —** Monitors the presence of USB bus power. This signal must be HIGH for USB reset to occur. PIO1 12 $|51$ - $|2|$ PU $|1$ /O **PIO1 12** — General-purpose digital input/output pin. **R —** Reserved. I/O **FC5_RXD_SDA_MOSI —** Flexcomm Interface 5: USART RXD, I2C SDA, SPI **MOSI** O **CTimer1_MAT0 —** 32-bit CTimer1 match output 0. I/O **FC7_SCK —** Flexcomm Interface 7: USART, SPI, or I2S clock. I **UTICK_CAP2 —** Micro-tick timer capture input 2. PIO1 13 54 - **2** PU I/O **PIO1 13** — General-purpose digital input/output pin. **R —** Reserved. I/O **FC5_TXD_SCL_MISO —** Flexcomm Interface 5: USART TXD, I2C SCL, SPI MISO. O **CTimer1_MAT1 —** 32-bit CTimer1 match output 1. I/O **FC7_RXD_SDA_MOSI_DATA —** Flexcomm Interface 7: USART RXD, I2C SDA, SPI MOSI, I2S DATA. PIO1 14 \vert 57 - \vert ² \vert PU \vert I/O **PIO1 14** — General-purpose digital input/output pin. **R —** Reserved. I/O **FC2_RXD_SDA_MOSI —** Flexcomm Interface 2: USART RXD, I2C SDA, SPI MOSI. O **SCT0_OUT7 —** SCT0 output 7. PWM output 7. I/O **FC7_TXD_SCL_MISO_WS —** Flexcomm Interface 7: USART TXD, I2C SCL, SPI MISO, I2S WS.

- [1] PU = input mode, pull-up enabled (pull-up resistor pulls up pin to V_{DD}). Z = high impedance; pull-up or pull-down disabled, AI = analog input, I = input, O = output, F = floating. Reset state reflects the pin state at reset without boot code operation. For pin states in the different power modes, see [Section 6.2.2 "Pin states in different power modes".](#page-19-0) For termination on unused pins, see [Section 6.2.1](#page-18-6) ["Termination of unused pins".](#page-18-6)
- [2] 5 V tolerant pad with programmable glitch filter (5 V tolerant if V_{DD} present; if V_{DD} not present, do not exceed 3.6 V); provides digital I/O functions with TTL levels and hysteresis; normal drive strength. See [Figure 29](#page-79-0). Pulse width of spikes or glitches suppressed by input filter is from 3 ns to 16 ns (simulated value).
- [3] True open-drain pin. I2C-bus pins compliant with the I2C-bus specification for I2C standard mode, I2C Fast-mode, and I2C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [4] 5 V tolerant pin providing standard digital I/O functions with configurable modes, configurable hysteresis, and analog input. When configured as an analog input, the digital section of the pin is disabled, and the pin is not 5 V tolerant.
- [5] Reset pad.5 V tolerant pad with glitch filter with hysteresis. Pulse width of spikes or glitches suppressed by input filter is from 3 ns to 20 ns (simulated value)
- [6] 5 V tolerant transparent analog pad.

6.2.1 Termination of unused pins

[Table 5](#page-18-7)shows how to terminate pins that are **not** used in the application. In many cases, unused pins should be connected externally or configured correctly by software to minimize the overall power consumption of the part.

Unused pins with GPIO function should be configured as outputs set to LOW with their internal pull-up disabled. To configure a GPIO pin as output and drive it LOW, select the GPIO function in the IOCON register, select output in the GPIO DIR register, and write a 0 to the GPIO PORT register for that pin. Disable the pull-up in the pin's IOCON register.

In addition, it is recommended to configure all GPIO pins that are not bonded out on smaller packages as outputs driven LOW with their internal pull-up disabled.

[1] I = Input, IA = Inactive (no pull-up/pull-down enabled), PU = Pull-Up enabled, F = Floating

6.2.2 Pin states in different power modes

Table 6. Pin states in different power modes

[1] Default and programmed pin states are retained in sleep and deep-sleep modes.

7. Functional description

7.1 ARM Cortex-M0+ co-processor

The ARM Cortex-M0+ co-processor offers high performance and very low power consumption. This processor uses a 2-stage pipeline von Neumann architecture and a small but powerful instruction set providing high-end processing hardware. The processor includes a single-cycle multiplier, an NVIC with 32 interrupts, and a separate system tick timer.

7.2 Nested Vectored Interrupt Controller (NVIC) for Cortex-M0+

The NVIC is an integral part of the Cortex-M0+. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.2.1 Features

- **•** Controls system exceptions and peripheral interrupts.
- **•** 32 vectored interrupt slots.
- **•** Four programmable interrupt priority levels, with hardware priority level masking.
- **•** Relocatable vector table using VTOR.
- **•** Non-Maskable Interrupt (NMI).
- **•** Software interrupt generation.

7.2.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags.

7.3 System Tick timer (SysTick)

The ARM Cortex-M0+ cores include a system tick timer (SysTick) that is intended to generate a dedicated SYSTICK exception. The clock source for the SysTick can be the system clock or the SYSTICK clock.

7.4 On-chip static RAM

The LPC51U68 supports 96 KB SRAM with separate bus master access for higher throughput and individual power control for low-power operation.

7.5 On-chip flash

The LPC51U68 supports 256 KB of on-chip flash memory.

7.6 On-chip ROM

The 32 KB on-chip ROM contains the boot loader and the following Application Programming Interfaces (API):

- **•** In-System Programming (ISP) and In-Application Programming (IAP) support for flash programming.
- **•** ROM-based USB drivers (HID, CDC, MSC, and DFU). Flash updates via USB is supported.
- **•** Supports booting from valid user code in flash, USART, SPI, and I2C.
- **•** Legacy, Single, and Dual image boot.

7.7 Memory mapping

The LPC51U68 incorporates several distinct memory regions. The APB peripheral area is 64 KB in size and is divided to allow for up to 32 peripherals. Each peripheral is allocated 4 KB of space simplifying the address decoding.

[Figure 5](#page-21-0) shows the overall map of the entire address space from the user program viewpoint following reset.

0x400A 1000 0x400A 0000 0x4009 D000 0x4009 C000 0x4009 9000 0x4009 8000 0x4009 7000 0x4009 6000 0x4009 5000 0x4009 1000 0x4009 0000 0x4008 C000 0x4008 B000 0x4008 A000 0x4008 9000 0x4008 8000 0x4008 7000 0x4008 6000 0x4008 5000 0x4008 4000 0x4008 3000 0x4008 2000 0x4008 1000

[1] The private peripheral bus includes CPU peripherals such as the NVIC, SysTick, and the core control registers.

[2] The total size of flash and SRAM is part dependent. See [Table 1 on page 4](#page-3-0).

Fig 5. LPC51U68 Memory mapping

aaa-028911

APB bridge 0

 0.4001 FFFF

Asynchronous APB bridge

aaa-028913

Fig 6. LPC51U68 APB Memory map

7.8 System control

7.8.1 Clock sources

The LPC51U68 supports two external and three internal clock sources:

- **•** The Free Running Oscillator (FRO).
- **•** Watchdog oscillator (WDTOSC).
- **•** External clock source from the digital I/O pin CLKIN.
- **•** External RTC 32.768 kHz clock.
- **•** Output of the system PLL.

7.8.1.1 FRO

The internal FRO can be used as a CPU clock or a clock source to the system PLL. On power-up, or any chip reset, the LPC51U68 uses an internal 12 MHz FRO as the clock source. Software may later switch to one of the available clock sources. A selectable 48 MHz or 96 MHz FRO is also available as a clock source.

The 48 MHz FRO can be used as a clock source to the USB.

The FRO is trimmed to ± 1 % accuracy over the entire voltage and temperature range.

7.8.1.2 Watchdog oscillator (WDTOSC)

The watchdog oscillator is a low-power internal oscillator. The WDTOSC can be used to provide a clock to the WWDT and to the entire chip. The watchdog oscillator has a selectable frequency in the range of 6 kHz to 1.5 MHz.

7.8.1.3 Clock input

An external square-wave clock source (up to 25 MHz) can be supplied on the digital I/O pin CLKIN.

7.8.1.4 RTC Oscillator

An external RTC (32.768 kHz) can be used to create the main clock when the PLL input or output is selected as the clock source to the main clock.

7.8.1.5 System PLL

The system PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency external clock. The system PLL can run from the internal FRO 12 MHz output, the external clock input CLKIN, or the RTC oscillator.

The system PLL accepts an input clock frequency in the range of 32 kHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO) The PLL can be enabled or disabled by software.

7.8.2 Clock Generation

The system control block facilitates the clock generation. Many clocking variations are possible. [Figure 7](#page-24-0) gives an overview of the potential clock options.

NXP Semiconductors LPC51U68

32-bit ARM Cortex-M0+ microcontroller

[Table 9](#page-27-0) describes signals on the clocking diagram.

7.8.3 Brownout detection

The LPC51U68 includes a monitor for the voltage level on the V_{DD} pin. If this voltage falls below a fixed level, the BOD sets a flag that can be polled or cause an interrupt. In addition, a separate threshold levels can be selected to cause chip reset and interrupt.

7.8.4 Safety

The LPC51U68 includes a Windowed WatchDog Timer (WWDT), which can be enabled by software after reset. Once enabled, the WWDT remains locked and cannot be modified in any way until a reset occurs.

7.9 Code security (Code Read Protection - CRP)

This feature of the LPC51U68 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

In addition, ISP entry can be invoked by pulling a pin on the LPC51U68 LOW on reset. This pin is called the ISP entry pin.

There are three levels of Code Read Protection:

- 1. CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors cannot be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. CRP3 fully disables any access to the chip via SWD and ISP. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or a call to reinvoke ISP command to enable a flash update via USART.

4. In addition to the three CRP levels, sampling of the ISP entry pin for valid user code can be disabled (No_ISP mode). For details, see the LPC51U68 user manual.

CAUTION

If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

7.10 Power control

The LPC51U68 support a variety of power control features. In Active mode, when the chip is running, power and clocks to selected peripherals can be adjusted for power consumption. In addition, there are four special modes of processor power reduction with different peripherals running: sleep mode, deep-sleep mode, and deep power-down mode, activated by the power mode configure API.

7.10.1 Sleep mode

In sleep mode, the system clock to the CPU is stopped and execution of instructions is suspended until either a reset or an interrupt occurs. Peripheral functions, if selected to be clocked can continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, internal buses, and unused peripherals. The processor state and registers, peripheral registers, and internal SRAM values are maintained, and the logic levels of the pins remain static.

7.10.2 Deep-sleep mode

In deep-sleep mode, the system clock to the processor is disabled as in sleep mode. All analog blocks are powered down by default but can be selected to keep running through the power API if needed as wake-up sources. The main clock and all peripheral clocks are disabled by default. The flash memory is put in standby mode.

Deep-sleep mode eliminates all power used by analog peripherals and all dynamic power used by the processor itself, memory systems and related controllers, and internal buses. The processor state and registers, peripheral registers, and internal SRAM values are maintained, and the logic levels of the pins remain static.

GPIO Pin Interrupts, GPIO Group Interrupts, and selected peripherals such as USB, SPI, I2C, USART, WWDT, RTC, Micro-tick Timer, and BOD can be left running in deep sleep mode The FRO, RTC oscillator, and the watchdog oscillator can be left running. In some cases, DMA can operate in deep-sleep mode. For more details, see LPC51U68 user manual.

7.10.3 Deep power-down mode

In deep power-down mode, power is shut off to the entire chip except for the RTC power domain and the RESET pin. The LPC51U68 can wake up from deep power-down mode via the RESET pin and the RTC alarm. The ALARM1HZ flag in RTC control register

generates an RTC wake-up interrupt request, which can wake up the part. During deep power-down mode, the contents of the SRAM and registers are not retained. All functional pins are tri-stated in deep power-down mode.

[Table 8](#page-27-1) shows the peripheral configuration in reduced power modes.

Table 8. Peripheral configuration in reduced power modes

Peripheral	Reduced power mode		
	Sleep	Deep-sleep	Deep power-down
FRO		Software configured Software configured	Off
Flash	Software configured Standby		Off
BOD		Software configured Software configured	Off
PLL	Software configured Off		Off
Watchdog osc and WWDT		Software configured Software configured	Off
Micro-tick Timer		Software configured Software configured	Off
DMA	Active	Configurable some for operations, see Section 7.8.2	Off
USART	Software configured	Off; but can create a wake-up interrupt in synchronous slave mode or 32 kHz clock mode	Off
SPI	Software configured	Off; but can create a wake-up interrupt in slave mode	Off
12C	Software configured	Off; but can create a wake-up interrupt in slave mode	Off
USB		Software configured Software configured	Off
Other digital peripherals	Software configured Off		Off
RTC oscillator		Software configured Software configured	Software configured

[Table 9](#page-27-0) shows the wake-up sources for reduced power modes.

Table 9. Wake-up sources for reduced power modes

Table 9. Wake-up sources for reduced power modes

7.11 General Purpose I/O (GPIO)

The LPC51U68 provides two GPIO ports with a total of 48 GPIO pins.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The current level of a port pin can be read back no matter what peripheral is selected for that pin.

See [Table 4](#page-8-0) for the default state on reset.

7.11.1 Features

- **•** Accelerated GPIO functions:
	- **–** GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
	- **–** Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
	- **–** All GPIO registers are byte and half-word addressable.
	- **–** Entire port value can be written in one instruction.
- **•** Bit-level set, clear, and toggle registers allow a single instruction set, clear or toggle of any number of bits in one port.
- **•** Direction control of individual bits.
- **•** All I/O default to inputs after reset.
- **•** All GPIO pins can be selected to create an edge or level-sensitive GPIO interrupt request.
- **•** One GPIO group interrupt can be triggered by a combination of any pin or pins.

7.12 Pin interrupt/pattern engine

The pin interrupt block configures up to eight pins from all digital pins for providing four external interrupts connected to the NVIC. The pattern match engine can be used in conjunction with software to create complex state machines based on pin inputs. Any digital pin, independent of the function selected through the switch matrix can be configured through the SYSCON block as an input to the pin interrupt or pattern match engine. The registers that control the pin interrupt or pattern match engine are located on the I/O+ bus for fast single-cycle access.

7.12.1 Features

- **•** Pin interrupts:
	- **–** Up to eight pins can be selected from all GPIO pins on ports 0 and 1 as edge-sensitive or level-sensitive interrupt requests. Each request creates a separate interrupt in the NVIC.
	- **–** Edge-sensitive interrupt pins can interrupt on rising or falling edges or both.
	- **–** Level-sensitive interrupt pins can be HIGH-active or LOW-active.
	- **–** Level-sensitive interrupt pins can be HIGH-active or LOW-active.
	- **–** Pin interrupts can wake up the device from sleep mode and deep-sleep mode.
- **•** Pattern match engine:
	- **–** Up to eight pins can be selected from all digital pins on ports 0 and 1 to contribute to a boolean expression. The boolean expression consists of specified levels and/or transitions on various combinations of these pins.
	- **–** Each bit slice minterm (product term) comprising of the specified boolean expression can generate its own, dedicated interrupt request.
	- **–** Any occurrence of a pattern match can also be programmed to generate an RXEV notification to the CPU. The RXEV signal can be connected to a pin.
	- **–** Pattern match can be used in conjunction with software to create complex state machines based on pin inputs.
	- **–** Pattern match engine facilities wake-up only from active and sleep modes.

7.13 AHB peripherals

7.13.1 DMA controller

The DMA controller allows peripheral-to memory, memory-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional DMA transfers for a single source and destination.

7.13.1.1 Features

- **•** 18 channels, 16 of which are connected to peripheral DMA requests. These come from the Flexcomm Interfaces (USART, SPI, I²C, and I2S).
- **•** DMA operations can be triggered by on-chip or off-chip events.
- **•** Priority is user selectable for each channel (up to eight priority levels).
- **•** Continuous priority arbitration.
- **•** Address cache with four entries.
- **•** Efficient use of data bus.
- **•** Supports single transfers up to 1,024 words.
- **•** Address increment options allow packing and/or unpacking data.

7.14 Digital serial peripherals

7.14.1 USB 2.0 device controller

7.14.1.1 Features

- **•** USB2.0 full-speed device controller.
- **•** Supports ten physical (five logical) endpoints including one control endpoint.
- **•** Supports Single and double-buffering.
- **•** Supports Crystal-less operation and calibration of FRO using USB frames.
- **•** Each non-control endpoint supports bulk, interrupt, or isochronous endpoint types.
- **•** Link Power Management (LPM) supported.

7.14.2 Flexcomm Interface serial communication

Each Flexcomm Interface provides a choice of peripheral functions, one of which the user must choose before the function can be configured and used.

7.14.2.1 Features

- **•** USART with asynchronous operation or synchronous master or slave operation.
- **•** SPI master or slave, with up to four slave selects.
- **•** I ²C, including separate master, slave, and monitor functions.
- **•** Flexcomm Interfaces 6 and 7 support I2S function.
- Data for USART, SPI, and I²S traffic uses the Flexcomm Interface FIFO. The I²C function does not use the FIFO.

7.14.3 USART

7.14.3.1 Features

- **•** Synchronous mode with master or slave operation. Includes data phase selection and continuous clock option.
- **•** Maximum bit rates of 6.25 Mbit/s in asynchronous mode.
- **•** Maximum data rates of 20 Mbit/s in synchronous master mode and 16 Mbit/s in synchronous slave mode.
- **•** Multiprocessor/multidrop (9-bit) mode with software address compare.
- **•** RS-485 transceiver output enable.
- **•** Autobaud mode for automatic baud rate detection.
- **•** Parity generation and checking: odd, even, or none.
- **•** Software selectable oversampling from 5 to 16 clocks in asynchronous mode.
- **•** One transmit and one receive data buffer.
- **•** RTS/CTS for hardware signaling for automatic flow control. Software flow control can be performed using Delta CTS detect, Transmit Disable control, and any GPIO as an RTS output.
- **•** Received data and status can optionally be read from a single register.
- **•** Break generation and detection.
- **•** Receive data is 2 of 3 sample "voting". Status flag set when one sample differs.
- **•** Built-in Baud Rate Generator with auto-baud function.
- **•** A fractional rate divider is shared among all USARTs.
- Interrupts available for FIFO receive level reached, FIFO transmit level reached, Transmit Idle, change in receiver break detect, Framing error, Parity error, Overrun, Underrun, Delta CTS detect, and receiver sample noise detected.
- **•** Loopback mode for testing of data and flow control.
- **•** In synchronous slave mode, wakes up the part from deep-sleep mode.
- **•** Special operating mode allows operation at up to 9600 baud using the 32.768 kHz RTC oscillator as the UART clock. This mode can be used while the device is in deep-sleep mode and can wake-up the device when a character is received.
- **•** USART transmit and receive functions work with the system DMA controller.
- **•** Activity on the USART synchronous slave mode allows wake-up from deep-sleep mode on any enabled interrupt

7.14.4 SPI serial I/O controller

7.14.4.1 Features

- **•** Master and slave operation.
- **•** Maximum data rate of 71 Mbit/s in master mode and 15 Mbit/s in slave mode for SPI functions.
- **•** Data frames of 1 to 16 bits supported directly. Larger frames supported by software or DMA set-up.
- **•** Master and slave operation.
- **•** Data can be transmitted to a slave without the need to read incoming data. This can be useful while setting up an SPI memory.
- **•** Control information can optionally be written along with data. This allows very versatile operation, including "any length" frames.
- **•** Four Slave Select input/outputs with selectable polarity and flexible usage.
- **•** Activity on the SPI in slave mode allows wake-up from deep-sleep mode on any enabled interrupt.

Remark: Texas Instruments SSI and National Microwire modes are not supported.

7.14.5 I2C-bus interface

The I²C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (for example, an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I2C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.14.6 Features

- **•** Independent Master, Slave, and Monitor functions.
- **•** Bus speeds supported:

LPC51U68 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2020. All rights reserved.

- **–** Standard mode, up to 100 kbits/s.
- **–** Fast-mode, up to 400 kbits/s.
- **–** Fast-mode Plus, up to 1 Mbits/s (on specific I2C pins).
- **–** High speed mode, 3.4 Mbits/s as a Slave only (on specific I2C pins).
- **•** Supports both Multi-master and Multi-master with Slave functions.
- **•** Multiple I2C slave addresses supported in hardware.
- **•** One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I2C bus addresses.
- **•** 10-bit addressing supported with software assist.
- **•** Supports System Management Bus (SMBus).
- **•** Separate DMA requests for Master, Slave, and Monitor functions.
- **•** No chip clocks are required in order to receive and compare an address as a Slave, so this event can wake up the device from deep-sleep mode.

7.14.7 I2S-bus interface

The I2S bus provides a standard communication interface for streaming data transfer applications such as digital audio or data collection. The I2S bus specification defines a 3-wire serial bus, having one data, one clock, and one word select/frame trigger signal, providing single or dual (mono or stereo) audio data transfer as well as other configurations. In the LPC51U68, the ¹²S function is included in Flexcomm Interface 6 and Flexcomm Interface 7. Each of these Flexcomm Interfaces implement four I²S channel pairs.

The I²S interface within one Flexcomm Interface provides at least one channel pair that can be configured as a master or a slave. Other channel pairs, if present, always operate as slaves. All of the channel pairs within one Flexcomm Interface share one set of I2S signals, and are configured together for either transmit or receive operation, using the same mode, same data configuration and frame configuration. All such channel pairs can participate in a time division multiplexing (TDM) arrangement. For cases requiring an MCLK input and/or output, this is handled outside of the I²S block in the system level clocking scheme.

7.14.7.1 Features

- **•** A Flexcomm Interface may implement one or more I2S channel pairs, the first of which could be a master or a slave, and the rest of which would be slaves. All channel pairs are configured together for either transmit or receive and other shared attributes. The number of channel pairs is defined for each Flexcomm Interface, and may be from 0 to 4.
- **•** Configurable data size for all channels within one Flexcomm Interface, from 4 bits to 32 bits. Each channel pair can also be configured independently to act as a single channel (mono as opposed to stereo operation).
- **•** All channel pairs within one Flexcomm Interface share a single bit clock (SCK) and word select/frame trigger (WS), and data line (SDA).
- **•** Data for all I2S traffic within one Flexcomm Interface uses the Flexcomm Interface FIFO. The FIFO depth is 8 entries.
- **•** Left justified and right justified data modes.

- **•** DMA support using FIFO level triggering.
- **•** TDM (Time Division Multiplexing) with a several stereo slots and/or mono slots is supported. Each channel pair can act as any data slot. Multiple channel pairs can participate as different slots on one TDM data line.
- **•** The bit clock and WS can be selectively inverted.
- **•** Sampling frequencies supported depends on the specific device configuration and applications constraints (e.g. system clock frequency, PLL availability, etc.) but generally supports standard audio data rates. See the data rates section in I2S chapter (UM11071) to calculate clock and sample rates.

Remark: The Flexcomm Interface function clock frequency should not be above 48 MHz.

7.15 Standard counter/timers (CTimer 0, 1, 3)

The LPC51U68 includes three general-purpose 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.15.1 Features

- **•** A 32-bit timer/counter with a programmable 32-bit prescaler.
- **•** Counter or timer operation.
- **•** Up to four 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- **•** The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- **•** Four 32-bit match registers that allow:
	- **–** Continuous operation with optional interrupt generation on match.
	- **–** Stop timer on match with optional interrupt generation.
	- **–** Reset timer on match with optional interrupt generation.
- **•** Up to four external outputs per timer corresponding to match registers with the following capabilities:
	- **–** Set LOW on match.
	- **–** Set HIGH on match.
	- **–** Toggle on match.
	- **–** Do nothing on match.
- **•** Up to two match registers can be used to generate timed DMA requests.
- **•** PWM mode using up to three match channels for PWM output.

7.15.2 SCTimer/PWM subsystem

The SCTimer/PWM is a flexible timer module capable of creating complex PWM waveforms and performing other advanced timing and control operations with minimal or no CPU intervention.

The SCTimer/PWM can operate as a single 32-bit counter or as two independent, 16-bit counters in uni-directional or bi-directional mode. It supports a selection of match registers against which the count value can be compared, and capture registers where the current count value can be recorded when some pre-defined condition is detected.

The SCTimer/PWM module supports multiple separate events that can be defined by the user based on some combination of parameters including a match on one of the match registers, and/or a transition on one of the SCTimer/PWM inputs or outputs, the direction of count, and other factors.

Every action that the SCTimer/PWM block can perform occurs in direct response to one of these user-defined events without any software overhead. Any event can be enabled to:

- **•** Start, stop, or halt the counter.
- **•** Limit the counter which means to clear the counter in unidirectional mode or change its direction in bi-directional mode.
- **•** Set, clear, or toggle any SCTimer/PWM output.
- **•** Force a capture of the count value into any capture registers.
- **•** Generate an interrupt of DMA request.

7.15.2.1 Features

- **•** The SCTimer/PWM Supports:
	- **–** Eight inputs.
	- **–** Eight outputs.
	- **–** Ten match/capture registers.
	- **–** Ten events.
	- **–** Ten states.
- **•** Counter/timer features:
	- **–** Each SCTimer/PWM is configurable as two 16-bit counters or one 32-bit counter.
	- **–** Counters clocked by system clock or selected input.
	- **–** Configurable number of match and capture registers. Up to five match and capture registers total.
	- **–** Ten events.
	- **–** Ten states.
	- **–** Upon match and/or an input or output transition create the following events: interrupt; stop, limit, halt the timer or change counting direction; toggle outputs; change the state.
	- **–** Counter value can be loaded into capture register triggered by a match or input/output toggle.
- **•** PWM features:
	- **–** Counters can be used in conjunction with match registers to toggle outputs and create time-proportioned PWM signals.
	- **–** Up to eight single-edge or four dual-edge PWM outputs with independent duty cycle and common PWM cycle length.
- **•** Event creation features:
	- **–** The following conditions define an event: a counter match condition, an input (or output) condition such as an rising or falling edge or level, a combination of match and/or input/output condition.
	- **–** Selected events can limit, halt, start, or stop a counter or change its direction.
	- **–** Events trigger state changes, output toggles, interrupts, and DMA transactions.
	- **–** Match register 0 can be used as an automatic limit.
	- **–** In bi-directional mode, events can be enabled based on the count direction.
	- **–** Match events can be held until another qualifying event occurs.
- **•** State control features:
	- **–** A state is defined by events that can happen in the state while the counter is running.
	- **–** A state changes into another state as a result of an event.
	- **–** Each event can be assigned to one or more states.
	- **–** State variable allows sequencing across multiple counter cycles.

7.15.3 Windowed WatchDog Timer (WWDT)

The purpose of the Watchdog Timer is to reset or interrupt the microcontroller within a programmable time if it enters an erroneous state. When enabled, a watchdog reset is generated if the user program fails to feed (reload) the Watchdog within a predetermined amount of time.

7.15.3.1 Features

- **•** Internally resets chip if not reloaded during the programmable time-out period.
- **•** Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- **•** Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- **•** Programmable 24-bit timer with internal fixed pre-scaler.
- Selectable time period from 1,024 watchdog clocks (T_{WDCLK} × 256 × 4) to over 67 million watchdog clocks ($T_{WDCLK} \times 2^{24} \times 4$) in increments of four watchdog clocks.
- **•** "Safe" watchdog operation. Once enabled, requires a hardware reset or a Watchdog reset to be disabled.
- **•** Incorrect feed sequence causes immediate watchdog event if enabled.
- **•** The watchdog reload value can optionally be protected such that it can only be changed after the "warning interrupt" time is reached.
- **•** Flag to indicate Watchdog reset.
- **•** The Watchdog clock (WDCLK) source is a selectable frequency in the range of 6 kHz to 1.5 MHz. The accuracy of this clock is limited to +/- 40% over temperature, voltage, and silicon processing variations.
- **•** The Watchdog timer can be configured to run in deep-sleep mode.
- **•** Debug mode.

7.15.4 RTC timer

The RTC block has two timers: main RTC timer, and high-resolution/wake-up timer. The main RTC timer is a 32-bit timer that uses a 1 Hz clock and is intended to run continuously as a real-time clock. When the timer value reaches a match value, an interrupt is raised. The alarm interrupt can also wake up the part from any low power mode, if enabled.

The high-resolution or wake-up timer is a 16-bit timer that uses a 1 kHz clock and operates as a one-shot down timer. When the timer is loaded, it starts counting down to 0 at which point an interrupt is raised. The interrupt can be used to wake-up the part from any low power modes. This timer is intended to be used for timed wake-up from deep-sleep or deep power-down modes. The high-resolution wake-up timer can be disabled to conserve power if not used.

The RTC timer uses the 32.768 kHz clock input to create a 1 Hz or 1 kHz clock.

7.15.4.1 Features

- **•** The RTC oscillator has the following clock outputs:
	- **–** 32.768 kHz clock, selectable for system clock and CLKOUT pin.
	- **–** 1 Hz clock for RTC timing.
	- **–** 1 kHz clock for high-resolution RTC timing.
- **•** 32-bit, 1 Hz RTC counter and associated match register for alarm generation.
- **•** Separate 16-bit high-resolution/wake-up timer clocked at 1 kHz for 1 ms resolution with a more that one minute maximum time-out period.
- **•** RTC alarm and high-resolution/wake-up timer time-out each generate independent interrupt requests. Either time-out can wake up the part from any of the low power modes, including deep power-down.

7.15.5 Multi-Rate Timer (MRT)

The Multi-Rate Timer (MRT) provides a repetitive interrupt timer with four channels. Each channel can be programmed with an independent time interval, and each channel operates independently from the other channels.

7.15.5.1 Features

- **•** 24-bit interrupt timer.
- **•** Four channels independently counting down from individually set values.
- **•** Repeat interrupt, one-shot interrupt, and one-shot bus stall modes.

7.15.6 Micro-tick timer (UTICK)

The ultra-low power Micro-tick Timer, running from the Watchdog oscillator, can be used to wake up the device from low power modes.

7.15.6.1 Features

- **•** Ultra simple timer.
- **•** Write once to start.
- **•** Interrupt or software polling.
- **•** Four capture registers that can be triggered by external pin transitions.

7.16 12-bit Analog-to-Digital Converter (ADC)

The ADC supports a resolution of 12-bit and fast conversion rates of up to 5.0 Msamples/s. Sequences of analog-to-digital conversions can be triggered by multiple sources. Possible trigger sources are the SCTimer/PWM, external pins, and the ARM TXEV interrupt.

The ADC supports a variable clocking scheme with clocking synchronous to the system clock or independent, asynchronous clocking for high-speed conversions

The ADC includes a hardware threshold compare function with zero-crossing detection. The threshold crossing interrupt is connected internally to the SCTimer/PWM inputs for tight timing control between the ADC and the SCTimer/PWM.

7.16.1 Features

- **•** 12-bit successive approximation analog to digital converter.
- **•** Input multiplexing up to 12 pins.
- **•** Two configurable conversion sequences with independent triggers.
- **•** Optional automatic high/low threshold comparison and "zero crossing" detection.
- Measurement range V_{REFN} to V_{REFP} (not to exceed V_{DDA} voltage level).
- **•** 12-bit conversion rate of 5.0 MHz. Options for reduced resolution at higher conversion rates.
- **•** Burst conversion mode for single or multiple inputs.
- **•** Synchronous or asynchronous operation. Asynchronous operation maximizes flexibility in choosing the ADC clock frequency, Synchronous mode minimizes trigger latency and can eliminate uncertainty and jitter in response to a trigger.
- **•** A temperature sensor is connected as an alternative input for ADC channel 0.

7.17 Temperature sensor

The temperature sensor transducer uses an intrinsic pn-junction diode reference and outputs a Complement To Absolute Temperature (V_{CTAT}) voltage. The output voltage varies inversely with device temperature with an absolute accuracy of better than ± 3 °C over the full temperature range (-40 \degree C to +105 \degree C). The temperature sensor is only approximately linear with a slight curvature. The output voltage is measured over different ranges of temperatures and fit with linear-least-square lines.

After power-up, the temperature sensor output must be allowed to settle to its stable value before it can be used as an accurate ADC input.

For an accurate measurement of the temperature sensor by the ADC, the ADC must be configured in single-channel burst mode. The last value of a nine-conversion (or more) burst provides an accurate result.

7.18 Emulation and debugging

Debug and trace functions are integrated into the ARM Cortex-M0+. Serial wire debug and trace functions are supported. The ARM Cortex-M0+ is configured to support up to four breakpoints and two watch points. In addition, JTAG boundary scan mode is provided.

The ARM SYSREQ reset is supported and causes the processor to reset the peripherals, execute the boot code, restart from address 0x0000 0000, and break at the user entry point.

The SWD pins are multiplexed with other digital I/O pins. On reset, the pins assume the SWD functions by default.

8. Limiting values

Table 10. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[\[1\]](#page-40-0)

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

c) The limiting values are stress ratings only and operating the part at these values is not recommended and proper operation is not guaranteed. The conditions for functional operation are specified in [Table 20.](#page-50-0)

[2] Maximum/minimum voltage above the maximum operating voltage (see [Table 20\)](#page-50-0) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.

- [3] The peak current is limited to 25 times the corresponding maximum current.
- [4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
- [5] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.
- [6] Applies to all 5 V tolerant I/O pins except true open-drain pins.
- [7] Including the voltage on outputs in 3-state mode.

[8] An ADC input voltage above 3.6 V can be applied for a short time without leading to immediate, unrecoverable failure. Accumulated exposure to elevated voltages at 4.6 V must be less than 10^6 s total over the lifetime of the device. Applying an elevated voltage to the ADC inputs for a long time affects the reliability of the device and reduces its lifetime.

- [9] It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin.
- [10] Dependent on package type.

9. Thermal characteristics

The average chip junction temperature, T_i (°C), can be calculated using the following equation:

$$
T_j = T_{amb} + (P_D \times R_{th(j-a)}) \tag{1}
$$

- T_{amb} = ambient temperature ($°C$),
- $R_{th(i-a)}$ = the package junction-to-ambient thermal resistance ($°C/W$)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD} . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

10. Static characteristics

10.1 General operating conditions

Table 12. General operating conditions

Tamb = −*40* °*C to +105* °*C, unless otherwise specified.*

[1] Typical ratings are not guaranteed. The values listed are for room temperature (25 °C), nominal supply voltages.

10.2 CoreMark data

Table 13. CoreMark score

 T_{amb} = 25 $^{\circ}$ *C, V_{DD}* = 3.3V

[1] Clock source FRO. PLL disabled.

[2] Characterized through bench measurements using typical samples.

[3] Compiler settings: Keil μVision v.5.17., optimization level 3, optimized for time ON.

[4] See the FLASHCFG register in the LPC51U68 User Manual for system clock flash access time settings.

[5] Flash is powered down

[6] SRAM0 and SRAMX powered.

Product data sheet 1.5 — 13 January 2020 45 of 95

10.3 Power consumption

Power measurements in active, sleep, and deep-sleep modes were performed under the following conditions:

- **•** Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- **•** Configure GPIO pins as outputs using the GPIO DIR register.
- **•** Write 1 to the GPIO CLR register to drive the outputs LOW.
- **•** All peripherals disabled.

Table 14. Static characteristics: Power consumption in active mode *T*_a $\overline{100}$ *F***_a** $\overline{1405}$ $\overline{20}$, *unless otherwise specified.1.62 V* ≤ *V*

[1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C), 3.3V.

[2] Clock source FRO. PLL disabled.

[3] Characterized through bench measurements using typical samples.

[4] Compiler settings: Keil μVision 5.17., optimization level 0, optimized for time off.

[5] Prefetch disabled in FLASHCFG register. SRAM0 powered. SRAMX powered down. All peripheral clocks disabled.

[6] Flash is powered down; SRAM0 and SRAMX are powered. All peripheral clocks disabled.

[7] Characterized using low power regulation mode.

Table 15. Static characteristics: Power consumption in sleep mode

 T_{amb} = −40 °*C* to +105 °*C, unless otherwise specified.1.62 V* ≤ V_{DD} ≤ 3.6 V.

[1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C), 3.3V.

[2] Characterized through bench measurements using typical samples.

[3] Clock source FRO. PLL disabled. All SRAM powered. Compiler settings: Keil μVision 5.17., optimization level 0, optimized for time off.

Table 16. Static characteristics: Power consumption in deep-sleep and deep power-down modes T_{amb} = −40 °C to +105 °C, 1.62 V ≤. V_{DD} ≤ 2.0 V; unless otherwise specified.

- [1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C).
- [2] Characterized through bench measurements using typical samples. $V_{DD} = 1.62$ V.
- [3] Guaranteed by characterization, not tested in production. $V_{DD} = 2.0$ V.

Table 17. Static characteristics: Power consumption in deep-sleep and deep power-down modes T_{amb} = −40 °C to +105 °C, 2.7 V ≤. V_{DD} ≤ 3.6 V; unless otherwise specified.

[1] Typical ratings are not guaranteed. Typical values listed are at room temperature (25 °C).

- [2] Characterized through bench measurements using typical samples. $V_{DD} = 3.3$ V.
- [3] Tested in production, $V_{DD} = 3.6$ V.

NXP Semiconductors LPC51U68

32-bit ARM Cortex-M0+ microcontroller

Table 18. Typical peripheral power consumption $\frac{[1][2][3]}{[1][2]}$ $\frac{[1][2][3]}{[1][2]}$ $\frac{[1][2][3]}{[1][2]}$ $\frac{[1][2][3]}{[1][2]}$ $\frac{[1][2][3]}{[1][2]}$ **
** $V_{\text{eq}} = 3.3 V \cdot T$ **= 25 °C** *VDD = 3.3 V; Tamb = 25 °C*

- [1] The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled using PDRUNCFG0/1 registers. All other blocks are disabled and no code accessing the peripheral is executed.
- [2] The supply currents are shown for system clock frequencies of 12 MHz, 48 MHz, and 96 MHz.
- [3] Typical ratings are not guaranteed. Characterized through bench measurements using typical samples.

 T_{amb} = 25 °C, V_{DD} = 3.3 V;

Peripheral		IDD in uA/MHz	I_{DD} in uA/MHz	I _{DD} in uA/MHz
AHB peripheral		CPU: 12 MHz, sync APB bus: 12 MHz	CPU: 48 MHz, sync APB bus: 48 MHz	CPU: 96MHz, sync APB bus: 96 MHz
USB		2.09	2.09	2.09
Temperature sensor		0.02	0.01	0.01
GPIO0	$[1]$	0.65	0.65	0.65
GPIO1	$[1]$	0.56	0.56	0.56
DMA		0.34	0.43	0.43
CRC		0.50	0.54	0.54
ADC0		1.65	1.67	1.67
SCTimer/PWM		4.01	4.05	4.04
Flexcomm Interface 0 (USART, SPI, I ² C)		1.1	1.2	1.2
Flexcomm Interface1 (USART, SPI, I ² C)		1.2	1.2	1.2
Flexcomm Interface 2 (USART, SPI, I ² C)		1.2	1.2	1.2
Flexcomm Interface 3 (USART, SPI, I ² C)		1.1	1.1	1.1
Flexcomm Interface 4 (USART, SPI, I ² C)		1.2	1.2	1.2
Flexcomm Interface 5 (USART, SPI, I ² C)		1.3	1.3	1.3
Flexcomm Interface 6 (USART, SPI, I ² C, I ² S)		1.3	1.3	1.3
Flexcomm Interface 7 (USART, SPI, I ² C, I ² S)		1.3	1.3	1.4
Sync APB peripheral		CPU: 12 MHz, sync APB bus: 12 MHz	CPU: 48 MHz, sync APB bus: 48 MHz	CPU: 96MHz, sync APB bus: 96 MHz
INPUTMUX	$[1]$	0.87	0.93	0.93
IOCON	$[1]$	5.04	5.12	5.12
PINT		1.26	1.26	1.26
GINT		1.20	1.20	1.20
WWDT		0.28	0.32	0.32
RTC		0.65	0.65	0.66
MRT		0.26	0.34	0.34
UTICK		0.13	0.16	0.16

LPC51U68 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2020. All rights reserved.

Table 19. Typical AHB/APB peripheral power consumption [3][4][5]

 T_{amb} = 25 °C, V_{DD} = 3.3 V;

- [1] Turn off the peripheral when the configuration is done.
- [2] For optimal system power consumption, use fixed low frequency Async APB bus when the CPU is at a higher frequency.
- [3] The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled using ASYNCAPBCLKCTRL, AHBCLKCTRL0/1, and PDRUNCFG0 registers. All other blocks are disabled and no code accessing the peripheral is executed.
- [4] The supply currents are shown for system clock frequencies of 12 MHz, 48 MHz, and 96 MHz.
- [5] Typical ratings are not guaranteed. Characterized through bench measurements using typical samples.

10.4 Pin characteristics

Table 20. Static characteristics: pin characteristics

*T*_{amb} = −40 °C to +105 °C, unless otherwise specified. 1.62 V ≤ V_{DD} ≤ 3.6 V unless otherwise specified. Values tested in *production unless otherwise specified.*

Table 20. Static characteristics: pin characteristics *...continued*

*T*_{amb} = −40 °C to +105 °C, unless otherwise specified. 1.62 V ≤ V_{DD} ≤ 3.6 V unless otherwise specified. Values tested in *production unless otherwise specified.*

Table 20. Static characteristics: pin characteristics ... continued

*T*_{amb} = −40 °C to +105 °C, unless otherwise specified. 1.62 V ≤ V_{DD} ≤ 3.6 V unless otherwise specified. Values tested in *production unless otherwise specified.*

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltage.

[2] Based on characterization. Not tested in production.

[3] With respect to ground.

[4] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[5] To V_{SS} .

- [6] The values specified are simulated and absolute values, including package/bondwire capacitance.
- [7] The weak pull-up resistor is connected to the V_{DD} rail and pulls up the I/O pin to the V_{DD} level.
- [8] The value specified is a simulated value, excluding package/bondwire capacitance.
- [9] Without 33 $\Omega \pm 2$ % series external resistor.
- [10] The parameter values specified are simulated and absolute values.
- [11] With 33 $\Omega \pm 2$ % series external resistor.
- [12] With 15 K $\Omega \pm 5$ % resistor to V_{SS}.
- [13] With 1.5 K Ω \pm 5% resistor to 3.6 V external pull-up.
- [14] Guaranteed by design, not tested in production.

10.4.1 Electrical pin characteristics

0 1 2 3 $\frac{4}{v_1(v)}$ 5

0

11. Dynamic characteristics

11.1 Flash memory

Table 21. Flash characteristics

*T*_{amb} = −40 °C to +105 °C, unless otherwise specified. 1.62 $V \leq V_{DD} \leq 3.6$ V unless otherwise *specified.*

[1] Typical ratings are not guaranteed.

[2] Number of erase/program cycles.

[3] Programming times are given for writing 256 bytes from RAM to the flash.

11.2 I/O pins

For I/O pins that are configured as input only, there is no limitation on the rise and fall times.

Table 22. Dynamic characteristic: I/O pins[\[1\]](#page-57-1)

*T*_{amb} = −40 °^C to +85 °^C unless otherwise specified; 1.62 $V \leq V_{DD} \leq 3.6$ V unless otherwise *specified.*

Table 22. Dynamic characteristic: I/O pins[1]

*T*_{amb} = −40 °C to +85 °C unless otherwise specified; 1.62 $V \leq V_{DD} \leq 3.6$ V unless otherwise *specified.*

Symbol		Parameter Conditions		Min	Typ	Max	Unit
	fall time	pin configured as output; $SLEW = 0$ (standard mode);	$[2][3]$				
		$2.7 V \le V_{DD} \le 3.6 V$		1.9		4.0	ns
		1.62 V \leq V _{DD} \leq 1.98 V		2.7		6.7	ns
	rise time	pin configured as input	$[4]$	0.3		1.3	ns
	fall time	pin configured as input	[4]	0.2		1.2	ns

[1] Simulated data.

- [2] Simulated using 10 cm of 50 Ω PCB trace with 5 pF receiver input. Rise and fall times measured between 80 % and 20 % of the full output signal level.
- [3] The slew rate is configured in the IOCON block the SLEW bit. See the *LPC51U68 UM11071* user manual.
- [4] $C_L = 20$ pF. Rise and fall times measured between 90 % and 10 % of the full input signal level.

11.3 Wake-up process

Table 23. Dynamic characteristic: Typical wake-up times from low power modes V_{DD} = 3.3 V; T_{amb} = 25 °C; using FRO as the system clock.

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] The wake-up time measured is the time between when a GPIO input pin is triggered to wake the device up from the low power modes and from when a GPIO output pin is set in the interrupt service routine (ISR) wake-up handler.
- [3] FRO enabled, all peripherals off. PLL disabled.
- [4] RTC disabled. Wake up from deep power-down causes the part to go through entire reset process. The wake-up time measured is the time between when the RESET pin is triggered to wake the device up and when a GPIO output pin is set in the reset handler.
- [5] FRO disabled.

11.4 System PLL

Table 24. PLL lock times and current $T_{amb} = -40$ °*C to +105* °*C. V_{DD}* = 1.62 V to 3.6 V.

Table 24. PLL lock times and current

 $T_{amb} = -40$ °*C to +105* °*C. V_{DD}* = 1.62 *V to 3.6 V.*

[1] Data based on characterization results, not tested in production.

[2] PLL set-up requires high-speed start-up and transition to normal mode. Lock times are only valid when high-speed start-up settings are applied followed by normal mode settings. The procedure for setting up the PLL is described in the LPC51U68 user manual.

[3] PLL current measured using lowest CCO frequency to obtain the desired output frequency.

Table 25. Dynamic characteristics of the PLL[\[1\]](#page-59-0)

*T*_{amb} = −40 °*C* to +105 °*C.* V_{DD} = 1.62 V to 3.6 V.

[1] Data based on characterization results, not tested in production.

[2] Excluding under- and overshoot which may occur when the PLL is not in lock.

- [3] A phase difference between the inputs of the PFD (clkref and clkfb) smaller than the PFD lock criterion means lock output is HIGH.
- [4] Actual jitter dependent on amplitude and spectrum of substrate noise.
- [5] Input clock coming from a crystal oscillator with less than 250 ps peak-to-peak period jitter.

11.5 FRO

The FRO is trimmed to ± 1 % accuracy over the entire voltage and temperature range.

Table 26. Dynamic characteristic: FRO

*T*_{amb} = −40 °C *to* +105 °C; 1.62 $V \leq V_{DD} \leq 3.6$ V

[1] Tested in production. The values listed are at room temperature (25 °C).

[2] Data based on characterization results, not tested in production.

11.6 RTC oscillator

See Section 13.5 for connecting the RTC oscillator to an external clock source.

Table 27. Dynamic characteristic: RTC oscillator *T*_{amb} = −40 °^C *to* +105 °^C; 1.62 $V \leq V_{\text{DD}} \leq 3.6$ *V*^{[\[1\]](#page-59-7)}

[1] Parameters are valid over operating temperature range unless otherwise specified.

11.7 Watchdog oscillator

Table 28. Dynamic characteristics: Watchdog oscillator

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature ($T_{amb} = -40$ °C to +105 °C) is ± 40 %.

[3] Actual jitter dependent on amplitude and spectrum of substrate noise.

[4] Guaranteed by design. Not tested in production samples.

11.8 I2C-bus

Table 29. Dynamic characteristic: I2C-bus pins[\[1\]](#page-60-4)

*T*_{amb} = −40 °*C* to +105 °*C;* 1.62 $V \leq V_{DD} \leq 3.6$ V^{[\[2\]](#page-60-5)}

[1] Guaranteed by design. Not tested in production.

[2] Parameters are valid over operating temperature range unless otherwise specified. See the I2C-bus specification *UM10204* for details.

[3] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

 $[5]$ C_b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

- [6] $\;$ The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_{f} .
- [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [8] The maximum t_{HD:DAT} could be 3.45 us and 0.9 us for Standard-mode and Fast-mode but must be less than the maximum of t_{VD:DAT} or $t_{VD:ACK}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement $t_{\text{SU;DAT}}$ = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.

11.9 I2S-bus interface

Table 30. Dynamic characteristics: I2S-bus interface pins [\[1\]](#page-63-0)[\[4\]](#page-64-0)

 T_{amb} = −40 °C to 105 °C; V_{DD} = 1.62 V to 3.6 V; C_L = 30 pF balanced loading on all pins; Input slew = 1.0 ns, SLEW setting = *standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

Table 30. Dynamic characteristics: I2S-bus interface pins [1][4]

*T*_{amb} = −40 °C to 105 °C; V_{DD} = 1.62 V to 3.6 V; C_L = 30 pF balanced loading on all pins; Input slew = 1.0 ns, SLEW setting = *standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

Table 30. Dynamic characteristics: I2S-bus interface pins [1][4]

*T*_{amb} = −40 °C to 105 °C; V_{DD} = 1.62 V to 3.6 V; C_L = 30 pF balanced loading on all pins; Input slew = 1.0 ns, SLEW setting = *standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

[1] Based on characterization; not tested in production.

- [2] Clock Divider register (DIV) = 0x0.
- [3] Typical ratings are not guaranteed.
- [4] The Flexcomm Interface function clock frequency should not be above 48 MHz. See the data rates section in the I2S chapter (UM10912) to calculate clock and sample rates.
- [5] Based on simulation. Not tested in production.

11.10 SPI interfaces

The actual SPI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPI master mode is 71 Mbit/s, and the maximum supported bit rate for SPI slave mode is 15 Mbit/s.

Table 31. SPI dynamic characteristics[\[1\]](#page-66-0)

Table 31. SPI dynamic characteristics[1]

*T*_{amb} = −40 °C to 105 °C; V_{DD} = 1.62 V to 3.6 V; C_L = 30 pF balanced loading on all pins; Input slew = 1 ns, SLEW set to *standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

[1] Based on characterization; not tested in production.

[2] Typical ratings are not guaranteed.

Product data sheet 67 of 95 Rev. 1.5 — 13 January 2020 13 Aproximate 19 and 13 January 2020 67 of 95 67 of 95

NXP Semiconductors LPC51U68

32-bit ARM Cortex-M0+ microcontroller

11.11 USART interface

The actual USART bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for USART master synchronous mode is 20 Mbit/s, and the maximum supported bit rate for USART slave synchronous mode is 16 Mbit/s

Table 32. USART dynamic characteristics[\[1\]](#page-69-0)

 T_{amb} = −40 °C to 105 °C; V_{DD} = 1.62 V to 3.6 V; C_L = 30 pF balanced loading on all pins; Input slew = 1 ns, SLEW set to *standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

Table 32. USART dynamic characteristics[1]

Tamb = −*40* °*C to 105* °*C; VDD = 1.62 V to 3.6 V; CL = 30 pF balanced loading on all pins; Input slew = 1 ns, SLEW set to standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.*

[1] Based on characterization; not tested in production.

[2] Typical ratings are not guaranteed.

11.12 SCTimer/PWM output timing

Table 33. SCTimer/PWM output dynamic characteristics

*T*_{amb} = −40 °*C* to 105 °*C;* 1.62 $V \leq V_{DD} \leq 3.6$ V C_L = 30 pF. Simulated skew (over process, voltage, *and temperature) of any two SCT fixed-pin output signals; sampled at 10 % and 90 % of the signal level; values guaranteed by design.*

11.13 USB interface characteristics

Table 34. Dynamic characteristics: USB pins (Full-Speed)

 C_L = 50 pF; R_{pu} = 1.5 kΩ on D+ to V_{DD} , unless otherwise specified; 3.0 $V \le V_{DD} \le 3.6$ V.

[1] Characterized but not implemented as production test. Guaranteed by design.

12. Analog characteristics

12.1 BOD

Table 35. BOD static characteristics

Tamb = 25 °*C; based on characterization; not tested in production.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{th}	threshold voltage	interrupt level 0				
		assertion	$\overline{}$	1.97	$\overline{}$	V
		de-assertion	$\overline{}$	2.11		V
V_{th}	threshold voltage	interrupt level 1				
		assertion	$\overline{}$	2.36	$\overline{}$	V
		de-assertion	\overline{a}	2.51	$\overline{}$	V
		reset level 1				
		assertion	\overline{a}	1.77	$\overline{}$	V
		de-assertion	\overline{a}	1.92		V
V_{th}	threshold voltage	interrupt level 2				
		assertion	\overline{a}	2.66	L.	V
		de-assertion	\blacksquare	2.80	$\overline{}$	\vee
		reset level 2				
		assertion	۳	1.92		\vee
		de-assertion	\overline{a}	2.06	$\overline{}$	V
V_{th}	threshold voltage	interrupt level 3				
		assertion	÷,	2.95	$\overline{}$	V
		de-assertion		3.09		V
		reset level 3				
		assertion	۳	2.21	$\overline{}$	V
		de-assertion	$\overline{}$	2.36		V
12.2 12-bit ADC characteristics

Table 36. 12-bit ADC static characteristics

 T_{amb} = −40 °C to +105 °C; 1.62 $V \le V_{DD} \le 3.6$ V; V_{SSA} = VREFN = GND. ADC calibrated at T_{amb} = 25 °C.

[1] Based on characterization; not tested in production.

- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [3] The input resistance of ADC channels 6 to 11 is higher than ADC channels 0 to 5.
- [4] C_{ia} represents the external capacitance on the analog input channel for sampling speeds of 5.0 Msamples/s. No parasitic capacitances included.
- [5] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See [Figure 25](#page-73-3).
- [6] The integral non-linearity $(E_{L(adj)})$ is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 25.](#page-73-3)
- [7] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 25.](#page-73-3)
- [8] The full-scale error voltage or gain error (E_G) is the difference between the straight-line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 25.](#page-73-3)
- [9] T_{amb} = 25 °C; maximum sampling frequency $f_s = 5.0$ Msamples/s and analog input capacitance C_{ia} = 5 pF.
- [10] Input impedance Z_i is inversely proportional to the sampling frequency and the total input capacity including C_{ia} and C_{io} : Z_i \propto 1 / (f_s \times C_i). See <u>Table 20</u> for C_{io}. See <u>Figure 26</u>.

Table 37. ADC sampling times [\[1\]](#page-75-0)

Table 37. ADC sampling times ...continued^[1]

Tamb = -40 °*C to 85* °*C; 1.62 V* ≤ *VDDA* ≤ *3.6 V; 1.62 V* ≤ *VDD* ≤ *3.6 V*

[1] Characterized through simulation. Not tested in production.

- [2] The ADC default sampling time is 2.5 ADC clock cycles. To match a given analog source output impedance, the sampling time can be extended by adding up to seven ADC clock cycles for a maximum sampling time of 9.5 ADC clock cycles. See the TSAMP bits in the ADC CTRL register.
- [3] Z_0 = analog source output impedance.

12.2.1 ADC input impedance

[Figure 26](#page-76-0) shows the ADC input impedance. In this figure:

- **•** ADCx represents slow ADC input channels 6 to 11.
- **•** ADCy represents fast ADC input channels 0 to 5.
- R_1 and R_{sw} are the switch-on resistance on the ADC input channel.
- **•** If fast channels (ADC inputs 0 to 5) are selected, the ADC input signal goes through R_{sw} to the sampling capacitor (C_{ia}).
- **•** If slow channels (ADC inputs 6 to 11) are selected, the ADC input signal goes through R_1 + R_{sw} to the sampling capacitor (C_{ia}).
- Typical values, $R_1 = 487 \Omega$, $R_{sw} = 278 \Omega$
- See [Table 20](#page-50-0) for C_{io}.
- See [Table 36](#page-72-7) for C_{ia}.

12.3 Temperature sensor

Table 38. Temperature sensor static and dynamic characteristics *VDD = VDDA = 1.62 V to 3.6 V*

[1] Absolute temperature accuracy.

[2] Based on simulation.

Table 39. Temperature sensor Linear-Least-Square (LLS) fit parameters *VDD = VDDA = 1.62 V to 3.6 V*

[1] Measured over typical samples.

[2] Measured for samples over process corners.

13. Application information

13.1 Start-up behavior

Figure 30 shows the start-up timing after reset. The FRO 12 MHz oscillator provides the default clock at Reset and provides a clean system clock shortly after the supply pins reach operating voltage.

Table 40. Typical start-up timing parameters

13.2 Standard I/O pin configuration

[Figure 29](#page-79-0) shows the possible pin modes for standard I/O pins:

- **•** Digital output driver: enabled/disabled.
- **•** Digital input: Pull-up enabled/disabled.
- **•** Digital input: Pull-down enabled/disabled.

- **•** Digital input: Repeater mode enabled/disabled.
- **•** Z mode; High impedance (no cross-bar currents for floating inputs).

The default configuration for standard I/O pins is Z mode. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.

13.3 Connecting power, clocks, and debug functions

- (4) Uses the ARM 10-pin interface for SWD.
- (5) When measuring signals of low frequency, use a low-pass filter to remove noise and to improve ADC performance. Also see [Ref. 1](#page-89-0).
- (6) External pull-up resistors on SWDIO and SWCLK pins are optional because these pins have an internal pull-up enabled by default.
- **Fig 30. Power, clock, and debug connections**

13.4 I/O power consumption

I/O pins can contribute to the overall static and dynamic power consumption of the part.

If pins are configured as digital inputs with the pull-up resistor enabled, a static current can flow depending on the voltage level at the pin. This current can be obtained using the parameters I_{nu} and I_{nd} given in [Table 20.](#page-50-0)

If pins are configured as digital outputs, the static current is obtained from parameters IOH and IOL shown in [Table 20](#page-50-0), and any external load connected to the pin.

When an I/O pin switches in an application, it contributes to the dynamic power consumption because the V_{DD} supply provides the current to charge and discharge all internal and external capacitive loads connected to the pin.

The contribution from the I/O switching current I_{sw} can be calculated as follows for any given switching frequency f_{sw} if the external capacitive load (C_{ext}) is known (see [Table 20](#page-50-0) for the internal I/O capacitance):

 $I_{sw} = V_{DD}$ x f_{sw} x $(C_{io} + C_{ext})$

13.5 RTC oscillator

In the RTC oscillator circuit, only the crystal (XTAL) and the capacitances C_{X1} and C_{X2} need to be connected externally on RTCXIN and RTCXOUT. See [Figure 31](#page-82-1).

For best results, it is very critical to select a matching crystal for the on-chip oscillator. Load capacitance (CL), series resistance (RS), and drive level (DL) are important parameters to consider while choosing the crystal. After selecting the proper crystal, the external load capacitor C_{X1} and C_{X2} values can also be generally determined by the following expression:

$$
C_{X1} = C_{X2} = 2C_L - (C_{Pad} + C_{Parasitic})
$$

Where:

CL - Crystal load capacitance

 C_{Pad} - Pad capacitance of the RTCXIN and RTCXOUT pins (\sim 3 pF).

 $C_{Parasitic}$ – Parasitic or stray capacitance of external circuit.

Although C_{Parasitic} can be ignored in general, the actual board layout and placement of external components influences the optimal values of external load capacitors. Therefore, it is recommended to fine tune the values of external load capacitors on actual hardware board to get the accurate clock frequency. For fine tuning, output the RTC Clock to one of the GPIOs and optimize the values of external load capacitors for minimum frequency deviation.

13.5.1 RTC Printed Circuit Board (PCB) design guidelines

- **•** Connect the crystal and external load capacitors on the PCB as close as possible to the oscillator input and output pins of the chip.
- **•** The length of traces in the oscillation circuit should be as short as possible and must not cross other signal lines.
- **•** Ensure that the load capacitors CX1, CX2, and CX3, in case of third overtone crystal usage, have a common ground plane.
- **•** Loops must be made as small as possible to minimize the noise coupled in through the PCB and to keep the parasitics as small as possible.
- **•** Lay out the ground (GND) pattern under crystal unit.
- **•** Do not lay out other signal lines under crystal unit for multi-layered PCB.

13.6 Suggested USB interface solutions

The USB device can be connected to the USB as self-powered device (see [Figure 32](#page-84-0)) or bus-powered device (see [Figure 33\)](#page-84-1).

On the LPC51U68, the USB VBUS pin is 5 V tolerant only when V_{DD} is applied and at operating voltage level. Therefore, if the USB_VBUS function is connected to the USB connector and the device is self-powered, the USB_VBUS pin must be protected for situations when $V_{DD} = 0$ V.

If V_{DD} is always at operating level while VBUS = 5 V, the USB_VBUS pin can be connected directly to the VBUS pin on the USB connector.

For systems where V_{DD} can be 0 V and VBUS is directly applied to the VBUS pin, precautions must be taken to reduce the voltage to below 3.6 V, which is the maximum allowable voltage on the USB_VBUS pin in this case.

One method is to use a voltage divider to connect the USB_VBUS pin to the VBUS on the USB connector. The voltage divider ratio should be such that the USB_VBUS pin is greater than 0.7 V_{DD} to indicate a logic HIGH while below the 3.6 V allowable maximum voltage.

For the following operating conditions

$$
\mathsf{VBUS}_{\mathsf{max}} = 5.25 \; \mathsf{V}
$$

 $V_{DD} = 3.6 V$,

the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686 V.

The internal pull-up (1.5 k Ω) can be enabled by setting the DCON bit in the DEVCMDSTAT register to prevent the USB from timing out when there is a significant delay between power-up and handling USB traffic. External circuitry is not required.

Two options exist for connecting VBUS to the USB_VBUS pin:

- (1) Connect the regulator output to USB_VBUS. In this case, the USB_VBUS signal is HIGH whenever the part is powered.
- (2) Connect the VBUS signal directly from the connector to the USB_VBUS pin. In this case, 5 V are applied to the USB_VBUS pin while the regulator is ramping up to supply V_{DD} . Since the USB_VBUS pin is only 5 V tolerant when V_{DD} is at operating level, this connection can degrade the performance of the part over its lifetime. Simulation shows that lifetime is reduced to 15 years at T_{amb} = 45 °C and 8 years at T_{amb} = 55 °C assuming that USB_VBUS = 5 V is applied continuously while V_{DD} = 0 V.

Fig 33. USB interface on a bus-powered device

Remark: When a self-powered circuit is used without connecting VBUS, configure the USB_VBUS pin for GPIO (PIO1_6 or PIO1_11) and provide software that can detect the host presence through some other mechanism before enabling USB_CONNECT and the SoftConnect feature. Enabling the SoftConnect without host presence leads to USB compliance failure.

14. Package outline

Fig 34. LQFP48 Package outline

Product data sheet 87 of 95 Rev. 1.5 — 13 January 2020 87 of 95 87 of 95

15. Soldering

Fig 36. LQFP48 Soldering footprint

16. Abbreviations

17. References

[1] Technical note ADC design guidelines: [https://www.nxp.com/docs/en/supporting-information/TN00009.pdf](http://www.nxp.com/documents/technical_note/TN00009.pdf)

18. Revision history

Table 42. Revision history Document ID Release date Data sheet status Change notice Supersedes LPC51U68 v.1.5 20200113 Product data sheet LPC51U68 v.1.4 **•** Updated for rise and fall times for I/O pins configured as input only. LPC51U68 v.1.4 20190814 Product data sheet LPC51U68 v.1.3 **•** Maximum CPU frequency changed from 100 MHz to 150 MHz. LPC51U68 v.1.3 20180517 Product data sheet LPC51U68 v.1.2 **•** Updated [Section 2 "Features and benefits".](#page-0-0) Added text: USB 2.0 full-speed host/device controller with on-chip PHY and dedicated DMA controller supporting crystal-less operation in device mode using software library. See Technical note TN00035 for more details. • Updated VREFP, VREFN, V_{DDA} text in [Table 4 "Pin description".](#page-8-0) LPC51U68 v.1.2 20180313 Product data sheet - LPC51U68 v.1.1 **•** Updated Section 1 "General description". Removed text. LPC51U68 v.1.1 \vert 20180309 \vert Product data sheet \vert - LPC51U68 v.1.0 **•** Updated Table 11 "Thermal resistance". **•** Updated top-side markings of LQFP48 and LQFP64 packages. See Section 4 "Marking". LPC51U68 v.1.0 \vert 20171213 \vert Product data sheet

19. Legal information

19.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL<http://www.nxp.com>.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at<http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

20. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I ²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

continued >>

21. Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors B.V. 2020. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 January 2020 Document identifier: LPC51U68

