


T-45-23-09



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT192 BCD Decade Counter, Asynchronous Reset
CD54/74HC/HCT193 4-Bit Binary Counter, Asynchronous Reset

Type Features:

- Synchronous counting and asynchronous loading
- Two outputs for n-bit cascading
- Look-ahead carry for high-speed counting


The RCA-CD54/74HC/HCT192/193 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.

Presetting the counter to the number on preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL). The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low-to-high transition of the Clock-Down input (and a high level on the Clock-Up input). A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count Up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count. The Terminal Count Down (borrow) in the count down mode likewise goes low half a clock period before the maximum count (9 in the 192 and 15 in the 193) and returns to high at the maximum count. Cascading is effected by connecting the carry and borrow outputs of a less significant counter to the Clock-Up and Clock-Down inputs, respectively, of the next most significant counter.

The CD54HC/HCT192 and the CD54HC/HCT193 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT192 and CD74HC/HCT193 are supplied in 16-lead plastic dual-in-line packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT192 and the CD54/74HC/HCT193 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Phillips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V Max.$, $V_{IH} = 2 V Min.$
CMOS Input Compatibility
 $I_L \leq 1 \mu A @ V_{OL}, V_{OH}$



TERMINAL ASSIGNMENT

Technical Data

CD54/74HC192, CD54/74HCT192
 CD54/74HC193, CD54/74HCT193

T-45-23-09




Fig. 1 - Logic diagram for HC/HCT192.




Fig. 2 - CARRY logic cells for CD54/74HC/HCT192

Technical Data
 CD54/74HC192, CD54/74HCT192
 CD54/74HC193, CD54/74HCT193

T-45-23-09




Fig. 3 - Logic diagram for HC/HCT193.




Fig. 4 - Logic diagram of flip-flops for HC/HCT192/193.

TRUTH TABLE

Clock Up	Clock Down	Reset	Parallel Load	Function
1	H	L	H	Count Up
H	1	L	H	Count Down
X	X	H	X	Reset
X	X	L	L	Load Preset Inputs

1 = low-to-high transition
 x = don't care

Technical Data

CD54/74HC192, CD54/74HCT192
CD54/74HC193, CD54/74HCT193

T-45-23-09

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)	± 25 mA
DC V_{cc} OR GROUND CURRENT, (I_{cc})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE M)	300 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 5 mW/ $^\circ$ C to 175 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_i , V_o	0	V_{cc}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

T-45-23-09

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC192/193CD54HC192/193										CD74HCT192/193/CD54HCT192/193								UNITS				
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE					
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C		V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V			
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5											
			6	4.2	—	—	4.2	—	4.2	—	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5	—	—		—		—		—			
			6	—	—	1.8	—	1.8	—	1.8	—												
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—	—	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V	
			6	5.9	—	—	5.9	—	5.9	—	V _{IH}												
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V
			4.5	—	—	0.1	—	0.1	—	0.1	—	—	—	—	—	—	—	—	—	—	—	—	
			6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}											
TTL Loads Standard Output	V _{IL} or V _{IH}	-5.2	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
			6	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—	—	—	—	—	—	—		
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.15
MR	0.45
PL	0.3
CP _U , CP _O	0.9

*Unit load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

Technical Data

CD54/74HC192, CD54/74HCT192
 CD54/74HC193, CD54/74HCT193

T-45-23-09

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_i, t_i=6 ns)

CHARACTERISTIC	SYMBOL	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay (C _L = 15 pF) C _{Pu} to T _{Cu} and C _{Pd} to T _{Cd} C _{Pu} , C _{Pd} to Q _n PL to Q _n MR to Q _n	t _{PLH}	10	12	ns
	t _{PHL}	18	18	
		18	19	
		17	17	
Power Dissipation Capacitance	C _{PD} *	42	35	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

PD=C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_o) where:

f_i=input frequency

f_o=output frequency

C_L=output load capacitance

V_{CC}=supply voltage

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pulse Width: C _{Pu} , C _{Pd}	t _w	2	125	—	—	—	155	—	—	—	190	—	—	—	ns
		4.5	25	—	25	—	31	—	31	—	38	—	38	—	
		6	21	—	—	—	26	—	—	—	32	—	—	—	
$\overline{\text{PL}}$	t _w	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
MR	t _w	2	120	—	—	—	150	—	—	—	180	—	—	—	ns
		4.5	24	—	24	—	30	—	30	—	36	—	36	—	
		6	20	—	—	—	26	—	—	—	31	—	—	—	
Setup Time P _n to $\overline{\text{PL}}$	t _{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time P _n to PL	t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
Removal Time: PL to C _{Pu} , C _{Pd}	t _{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
MR to C _{Pu} , C _{Pd}	t _{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Maximum Frequency C _{Pu} , C _{Pd}	f _{MAX}	2	4	—	—	—	3	—	—	—	3	—	—	—	MHz
		4.5	20	—	20	—	16	—	16	—	13	—	13	—	
		6	24	—	—	—	19	—	—	—	15	—	—	—	


T-45-23-09

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)


CHARACTERISTIC	SYMBOL	VCC	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP _U to TC _U	t _{PLH} t _{PHL}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
		4.5	—	25	—	30	—	31	—	38	—	38	—	45	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
CP _D to TC _D		2	—	125	—	—	—	155	—	—	—	190	—	—	
		4.5	—	25	—	30	—	31	—	38	—	38	—	45	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
CP _U to Qn		2	—	220	—	—	—	270	—	—	—	325	—	—	
		4.5	—	43	—	43	—	54	—	54	—	65	—	65	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
CP _D to Qn		2	—	220	—	—	—	270	—	—	—	325	—	—	
		4.5	—	43	—	43	—	54	—	54	—	65	—	65	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
PL to Qn		2	—	220	—	—	—	275	—	—	—	330	—	—	
		4.5	—	44	—	46	—	55	—	58	—	66	—	69	
		6	—	37	—	—	—	47	—	—	—	56	—	—	
MR to Qn		2	—	200	—	—	—	250	—	—	—	300	—	—	
		4.5	—	40	—	40	—	50	—	50	—	60	—	60	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Transition Time: Q, TC _U , TC _D	t _{THL} t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	pF	

Technical Data
CD54/74HC192, CD54/74HCT192
CD54/74HC193, CD54/74HCT193

T-45-23-09




(a) Clock to output delays and clock pulse width.




92CM-38572


(b) Clock to terminal count delays.



(c) Parallel load pulse width, parallel load to output delays, and parallel load to clock recovery time.



(d) Master reset pulse width, master reset to output delay and master reset to clock recovery time.




92CM-38571RI

(e) Setup and hold times data to parallel load (PL).


	54/74HC	54/74HCT
Input Level	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 5 - AC waveforms.




CD54/74HC192, CD54/74HCT192
CD54/74HC193, CD54/74HCT193

T-45-23-09



(a) HC192 synchronous decade counters. Typical reset, preset and count sequences.



(b) HC193 synchronous binary counters. Typical reset, preset and count sequences.

Fig. 6 - Timing diagrams for the CD54/74HC/HCT192(a) and 193(b).