



1:4 Clock Driver for Intel PCIe® Chipsets

Features

- Phase jitter filter for PCIe® 2.0 application
- Four Pairs of Differential Clocks
- Low skew < 50ps
- Low jitter < 50ps cycle-to-cycle
- < 1 ps additive RMS phase jitter
- Output Enable for all outputs
- Outputs tristate control via SMBus
- Programmable PLL Bandwidth
- 100 MHz PLL Mode operation
- 100 400 MHz Bypass Mode operation
- 3.3V Operation
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.


https://www.diodes.com/quality/product-definitions/

- Packaging (Pb-free and Green):
 - □ 28-Pin SSOP (H28)
 - 28-Pin TSSOP (L28)

Description

The PI6C20400A is a PCIe[®] 2.0 compliant high-speed, low-noise differential clock buffer designed to be companion to PI6C410BS. The device distributes the differential SRC clock from PI6C410BS to four differential pairs of clock outputs either with or without PLL. The clock outputs are controlled by input selection of SRC STOP#, PWRDWN# and SMBus, SCLK and SDA. When input of either SRC_STOP# or PWRDWN# is low, the output clocks are Tristated. When PWRDWN# is low, the SDA and SCLK inputs must be Tri-stated.

Block Diagram



Notes:

^{1.} No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

^{2.} See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Pin Configuration

	28 V _{DD_A}
SRC 🛛 2	
SRC# 🗖 3	
Vss 🗖 4	25 🗗 OE_INV
V _{DD} C 5	24 🗖 V _{DD}
	23 📮 OUT3
OUT0# 🗖 7	22 🗖 OUT3#
OE_0 [8	21 🗖 OE_3
OUT1 🖬 9	20 🗖 OUT2
OUT1# 🗖 10	0 19 🗖 OUT2#
V _{DD} Q 1 ²	1 18 📮 V _{DD}
PLL/BYPASS# 🛛 12	2 17 PLL_BW#
SCLK 🗖 1	3 16 📮 SRC_STOP#
SDA 🗖 14	4 15 PWRDWN#

Pin Descriptions

Pin#	Pin Name	Туре	Description
2, 3	SRC, SRC#	Input	0.7V Differential SRC input from PI6C410 clock synthesizer
8, 21	OE_0, OE_3	Input	3.3V LVTTL input for enabling outputs, active high.OE_0 for OUT0 / OUT0#OE_3 for OUT3 / OUT3#
25	OE_INV	Input	3.3V LVTTL input for inverting the OE, SRC_STOP# and PWRDWN# pins.When 0 = same stageWhen 1 = OE_0, OE_3, SRC_STOP#, PWRDWN# inverted.
6, 7, 9, 10, 19, 20, 22, 23	OUT[0:3] & OUT[0:3]#	Output	0.7V Differential outputs
12	PLL/BYPASS#	Input	3.3V LVTTL input for selecting fan-out of PLL operation.
13	SCLK	Input	SMBus compatible SCLOCK input
14	SDA	I/O	SMBus compatible SDATA
26	IREF	Input	External resistor connection to set the differential output current
16	SRC_STOP#	Input	3.3V LVTTL input for SRC stop, active low
17	PLL_BW#	Input	3.3V LVTTL input for selecting the PLL bandwidth
15	PWRDWN#	Input	3.3V LVTTL input for Power Down operation, active low
1, 5, 11, 18, 24	V _{DD}	Power	3.3V Power Supply for Outputs
4	VSS	Ground	Ground for Outputs
27	VSS_A	Ground	Ground for PLL
28	VDD_A	Power	3.3V Power Supply for PLL





Serial Data Interface (SMBus)

This part is a slave only SMBus device that supports indexed block read and indexed block write protocol using a single 7-bit address and read/write bit as shown below.

Address Assignment

A6	A5	A4	A3	A2	A1	A0	W/R
1	1	0	1	1	1	0	0/1

Data Protocol

1 bit	7 bits	1	1	8 bits	1	8 bits	1	8 bits	1	8 bits	1	1 bit
Start bit	Slave Addr	R/W	Ack	Register offset	Ack	Byte Count = N	Ack	Data Byte 0	Ack	 Data Byte N - 1	Ack	Stop bit

Notes:

1. Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0.

Data Byte 0: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Source Pin
	Outputs Mode				
0	0 = Divide by 2	RW	1 = Normal	OUT[0:3], OUT[0:3]#	NA
	1 = Normal				
	PLL/BYPASS#				
1	0 = Fanout	RW	1 = PLL	OUT[0:3], OUT[0:3]#	NA
	1 = PLL				
	PLL Bandwidth				
2	0 = High Bandwidth,	RW	1 = Low	OUT[0:3], OUT[0:3]#	NA
	1 = Low Bandwidth				
3	Reserved				NA
4	Reserved				NA
5	Reserved				NA
	SRC_STOP#				
6	0 = Driven when stopped	RW	0 = Driven when stopped	OUT[0:3], OUT[0:3]#	NA
	1 = Tristate				
	PWRDWN#				
7	0 = Driven when stopped	RW	0 = Driven when stopped	OUT[0:3], OUT[0:3]#	NA
	1 = Tristate				





Data Byte 1: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Source Pin
0	Reserved				NA
1	OUTPUTS enable	RW	1 = Enabled	OUT0, OUT0#	NA
2	1 = Enabled 0 = Disabled	RW	1 = Enabled	OUT1, OUT1#	NA
3	Reserved				NA
4	Reserved				NA
5	OUTPUTS enable	RW	1 = Enabled	OUT2, OUT2#	NA
6	1 = Enabled 0 = Disabled	RW	1 = Enabled	OUT3, OUT3#	NA
7	Reserved				NA

Data Byte 2: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Source Pin
0	Reserved				NA
1	Allow control of OUTPUTS with	RW	0 = Free running	OUT0, OUT0#	NA
2	assertion of SRC_STOP# 0 = Free running 1 = Stopped with SRC_Stop#	RW	0 = Free running	OUT1, OUT1#	NA
3	Reserved				NA
4	Reserved				NA
5	Allow control of OUTPUTS with	RW	0 = Free running	OUT2, OUT2#	NA
6	assertion of SRC_STOP# 0 = Free running 1 = Stopped with SRC_Stop#	RW	0 = Free running	OUT3, OUT3#	NA
7	Reserved				NA





Data Byte 3: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Source Pin
0		RW			
1		RW			
2		RW			
3	D	RW			
4	Reserved	RW			
5		RW			
6		RW			
7		RW			

Data Byte 4: Pericom ID Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0		R	0	NA	NA
1		R	0	NA	NA
2		R	0	NA	NA
3	Pericom ID	R	0	NA	NA
4	Periconi iD	R	0	NA	NA
5		R	1	NA	NA
6		R	0	NA	NA
7		R	0	NA	NA





Functionality

PWRDWN#	OUT	OUT#	SRC_Stop#	OUT	OUT#
1	Normal	Normal	1	Normal	Normal
0	$I_{REF} \times 2 \text{ or Float}$	Low	0	$I_{REF} \times 6$ or Float	Low

Power Down (PWRDWN# assertion)




Figure 1. Power Down Sequence

Power Down (PWRDWN# De-assertion)






Figure 2. Power Down De-assert Sequence





Current-mode Output Buffer Characteristics of OUT[0:3], OUT[0:3]#





Differential Clock Buffer Characteristics

Symbol	Minimum	Maximum
R _O	3000Ω	N/A
R _{OS}	unspecified	unspecified
V _{OUT}	N/A	850mV

Current Accuracy

Symbol	Conditions	Configuration	Load	Min.	Max.
I _{OUT}	$V_{DD} = 3.30 \pm 5\%$	$R_{REF} = 475\Omega \ 1\%$	Nominal test load for given	-12% I _{NOMI-}	+12% I _{NOMI-}
		$I_{REF} = 2.32 m A$	configuration	NAL	NAL

Note:

1. $I_{NOMINAL}$ refers to the expected current based on the configuration of the device.

Differential Clock Output Current

Board Target Trace/Term Z	Reference R, Iref = V _{DD} /(3xRr)	Output Current	V _{OH} @ Z
100Ω	$R_{REF} = 475\Omega \ 1\%,$	I (I	0.711 0.50
(100 Ω differential \approx 15% coupling ratio)	$I_{REF} = 2.32 mA$	$I_{OH} = 6 \ge I_{REF}$	0.7V @ 50





Absolute Maximum Ratings

(Over	operating	free-air	temperature	range)
•	0.01	operating	nee un	comportatione	range)

Symbol	Parameters	Min.	Max.	Units
V _{DD_A}	3.3V Core Supply Voltage	-0.5	4.6	
V _{DD}	3.3V I/O Supply Voltage	-0.5	4.6 V	
V _{IH}	Input High Voltage		4.6	V
V _{IL}	Input Low Voltage	-0.5		
Ts	Storage Temperature	-65	150	°C
V _{ESD}	ESD Protection	2000		V
Тј	Junction Temperature		125	°C

Note:

1. Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Symbol **Parameters** Condition Min. Max. Units 3.3V Core Supply Voltage V_{DD} A 3.135 3.465 V_{DD} 3.3V I/O Supply Voltage 3.135 3.465 V VIH 3.3V Input High Voltage VDD 2.0 $V_{DD} + 0.3$ 3.3V Input Low Voltage $V_{SS} - 0.3$ VIL 0.8 $0 < V_{\rm IN} < V_{\rm DD}$ Input Leakage Current -5 +5 I_{IL} μA VOH 3.3V Output High Voltage $I_{OH} = -1mA$ 2.4V 3.3V Output Low Voltage VOL $I_{OL} = 1mA$ 0.4 $I_{OH} = 6 \times I_{REF}$ 12.2 I_{OH} Output High Current mА $I_{REF} = 2.32 mA$ 15.6 Input Pin Capacitance 2 5 CIN pF COUT Output Pin Capacitance 6 Pin Inductance 7 Lpin nH Power Supply Current $V_{DD} = 3.465 V$, $F_{CPU} = 100 MHz$ 90 I_{DD(BYPASS)} (PLL Bypass) **Bypass** $V_{DD} = 3.465 V$ 100 mode Power Supply Current I_{DD} mA $F_{CPU} = 100 MHz$ PLL mode 130 Power Down Current ISS Driven outputs 40 ISS Power Down Current Tristate outputs 12 °C $T_{\rm A}$ -40 85 Ambient Temperature

DC Electrical Characteristics (V_{DD} = 3.3±5%, V_{DD A} = 3.3±5%)





HCSL Input (SRC, SRC#) Characteristics⁽¹⁾

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{COM}	Diff. Input Common Mode Voltage		150		900	mV
V _{SWING}	Diff. Input Swing Voltage	Peak to peak value (V _{IHDIF} - V _{ILDIF)}	300		1000	mV
f _{INBP}	Input Frequency	PLL Bypass mode	100		400	MHz
f _{IN100}	Input Frequency	PLL mode	95	100	105	MHz
f _{MODI-} PCIe	Input SS Modulation Freq. PCIe	Allowable frequency for PCIe applications (Triangular Modulation)	30		33	kHz
f _{MODIN-} non-PCIe	Input SS Modulation Freq. non-PCIe	Allowable frequency for non-PCIe applica- tions (Triangular Modulation)	0		46	kHz
t _{RF}	Diff. Input Slew Rate ⁽²⁾	Measured differentially	0.4			V/ns
I _{IN}	Diff. Input Leakage Current	$V_{IN} = V_{DD}, V_{IN} = GND$	-5	0.01	5	uA
t _{DC}	Diff. Input Duty Cycle	Measured differentially	45		55	%
tj _{c-c}	Diff. Input Cycle to cycle jitter	Measured differentially			125	ps

Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Slew rate measured through +/-75mV window centered around differential zero





Symbol	Parameters	Condition	Min.	Max.	Units	Notes
T _{rise} / T _{fall}	Rise and Fall Time	Measured between 0.175V to 0.525V	175	700	ps	2
DT _{rise} / DT _{fall}	Rise and Fall Time Variation			125	ps	2
T	Draw and in a later	PLL Mode		±250	ps	
T _{pd}	Propogation delay	Bypass Mode	2.5	6.5	ns	6
T _{jitter}	Cycle – Cycle Jitter	OUT[0:3] & OUT[0:3]#		50	ps	3, 4
V _{HIGH}	Voltage High including overshoot	OUT[0:3] & OUT[0:3]#	660	1150	mV	2
V _{LOW}	Voltage Low including undershoot	OUT[0:3] & OUT[0:3]#	-300		mV	2
V _{cross}	Absolute crossing point voltages	OUT[0:3] & OUT[0:3]#	250	550	mV	2
DV _{cross}	Total Variation of Vcross	Over all edges		140	mV	2
T _{DC}	Duty Cycle	OUT[0:3] & OUT[0:3]#	45	55	%	3
T _{jadd}	Additive RMS phase jitter	For PCIe 2.0	<0	1	ps	5

HCSL Output AC Switching Characteristics ($V_{DD} = 3.3\pm5\%$, $V_{DD} = 3.3\pm5\%$)

Notes:

Test configuration is $R_s = 33.2\Omega$, $Rp = 49.9\Omega$, and 2pF. 1.

Measurement taken from Single Ended waveform. 2.

Measurement taken from Differential waveform. 3.

4. Measurement taken using M1 data capture analysis tool.

Additive jitter is calculated from input and output RMS phase jitter by using PCIe 2.0 filter. $(T_{jadd} = \sqrt{(output jitter)^2 - (input jitter)^2})$ 5.

Using the test configuration and data is taken at the probe pads 6.




Figure 4. Test Configuration





Application Information

Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 5. Series resistors, Rs, are used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50Ω termination resistors.




Figure 5. DC Coupled HCSL Operation

Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because ACcoupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level. The PI6C20400A does not have an internal DC bias, therefore an external DC bias circuit to around 350mV is needed when PI6C20400A is the receiver in the AC-coupled operation.





Part Marking

L Package	H Package
PI6C 20400ALE YYYWWXX Y: Die Rev YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code	PI6C 20400AHE YYWWXX YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code





MAX.

2.0

1.85

0.38

0.33

0.25

0.21


8.20

8°

DATE: 04/10/08

REVISION: F

Packaging Mechanical












28-TSSOP (L)



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Package Description
PI6C20400AHEX	Н	28-pin, 209-mil wide (SSOP)
PI6C20400ALEX	L	28-pin, 173-mil wide (TSSOP)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

14

4. E = Pb-free and Green

5. X suffix = Tape/Reel





IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any 3 customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4 Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5 Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/ terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7 While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com