

MAX5631/MAX5632/ MAX5633 16-Bit DACs with 32-Channel Sample-and-Hold Outputs

General Description

The MAX5631/MAX5632/MAX5633 are 16-bit digital-toanalog converters (DACs) with 32 sample-and-hold (SHA) outputs for applications where a high number of programmable voltages are required. These devices include a clock oscillator and a sequencer that updates the DAC with codes from an internal SRAM. No external components are required to set offset and gain.

The MAX5631/MAX5632/MAX5633 feature a -4.5V to +9.2V output voltage range. Other features include a 200µV/step resolution, with output linearity error, typically 0.005% of full-scale range (FSR). The 100kHz refresh-rate updates each SHA every 320µs, resulting in negligible output droop. Remote ground sensing allows the outputs to be referenced to the local ground of a separate device.

These devices are controlled through a 20MHz SPI/QSPI™/MICROWIRE®-compatible 3-wire serial interface. Immediate Update Mode allows any channel's output to be updated within 20µs. Burst Mode allows multiple values to be loaded into memory in a single, high-speed data burst. All channels are updated within 330µs after data has been loaded.

Each device features an output clamp and output resistors for filtering. The MAX5631 features a 50Ω output impedance and is capable of driving up to 250pF of output capacitance. The MAX5632 features a 500Ω output impedance and is capable of driving up to 10nF of output capacitance. The MAX5633 features a 1k Ω output impedance and is capable of driving up to 10nF of output capacitance.

The MAX5631/MAX5632/MAX5633 are available in 12mm x 12mm, 64-pin TQFP, and 10mm x 10mm, 68-pin thin QFN packages.

Applications

MEMS Mirror Servo Control Industrial Process Control Automatic Test Equipment Instrumentation

Pin Configurations continued at end of data sheet.

QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National Semiconductor, Corp.

Features


- ♦ Integrated 16-Bit DAC and 32-Channel SHA with SRAM and Sequencer
- ♦ 32 Voltage Outputs
- ♦ 0.005% Output Linearity
- ♦ 200µV Output Resolution
- **♦ Flexible Output Voltage Range**
- Remote Ground Sensing
- ♦ Fast Sequential Loading: 1.3µs per Register
- ♦ Burst and Immediate Mode Addressing
- ♦ No External Components Required for Setting Gain and Offset
- **♦ Integrated Output Clamp Diodes**
- ♦ Three Output Impedance Options: MAX5631 (50Ω), MAX5632 (500Ω), and MAX5633 (1kΩ)

Ordering Information

PART	TEMP RANGE*	PIN-PACKAGE
MAX5631UCB+D	0°C to +85°C	64 TQFP
MAX5631UTK+	0°C to +85°C	68 TQFN-EP**
MAX5632UCB+D	0°C to +85°C	64 TQFP
MAX5632UTK+	0°C to +85°C	68 TQFN-EP**
MAX5633UCB+D	0°C to +85°C	64 TQFP
MAX5633UTK+	0°C to +85°C	68 TQFN-EP**

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configurations



^{*}For other temperature-range options, contact factory.

^{**}EP = Exposed pad.

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	0.3V to +12.2V
Vss to AGND	6.0V to +0.3V
V _{DD} to V _{SS}	+15V
VLDAC, VLOGIC, VLSHA to AGND or DGND	0.3V to +6V
REF to AGND	
GS to AGND	V _{SS} to V _{DD}
CL and CH to AGND	V _{SS} to V _{DD}
Logic Inputs to DGND	0.3V to +6V
DGND to AGND	0.3V to +2V
Maximum Current Into OUT	±10mA

Maximum Current Into Lo		±20mA
Continuous Power Dissip		
64-Pin TQFP (derate 13	3.3mW/°C above +70°C).	1066mW
68-Pin TQFN-EP (derate	e 28.6mW/°C above +70°	°C)2285mW
Operating Temperature F	Range	0°C to +85°C
Maximum Junction Temp	erature	+150°C
Storage Temperature Ra		
Lead Temperature (solde	ering, 10s)	+300°C
Soldering Temperature (r	reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +10V, V_{SS} = -4V, V_{LOGIC} = V_{LDAC} = V_{LSHA} = +5V, V_{REF} = +2.5V, V_{AGND} = V_{DGND} = V_{GS} = 0V, R_L \ge 10M\Omega$, $C_L = 50pF$, CLKSEL = +5V, $f_{ECLK} = 400kHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS	STINIBUL	CONDITIONS	IVIIIV	ITF	IVIAA	UNITS
	N.	T	10			D''
Resolution	N		16			Bits
Output Range	Vout_	(Note 1)	V _{SS} + 0.75		V _{DD} - 2.4	V
Offset Voltage		Code = 4F2C hex		±15	±200	mV
Offset Voltage Tempco				±50		μV/°C
Gain Error		(Note 2)			±1	%
Gain Tempco				±5		ppm/°C
Integral Linearity Error	INL	V _{OUT} _ = -3.25V to +7.6V		0.005	0.015	%FSR
Differential Linearity Error	DNL	V _{OUT} = -3.25V to +7.6V. Monotonicity guaranteed to 14 bits		±1	±4	LSB
Maximum Output Drive Current	lout	Sinking and sourcing	±2			mA
		MAX5631	35	50	65	
DC Output Impedance	Rout	MAX5632	350	500	650	Ω
		MAX5633	700	1000	1300	
		MAX5631		250		рF
Maximum Capacitive Load		MAX5632		10		
		MAX5633		10		nF
DC Crosstalk		Internal oscillator enabled (Note 3) -90				dB
Power-Supply Rejection Ratio	PSRR	Internal oscillator enabled		-80		dB

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +10V, V_{SS} = -4V, V_{LOGIC} = V_{LDAC} = V_{LSHA} = +5V, V_{REF} = +2.5V, V_{AGND} = V_{DGND} = V_{GS} = 0V, R_{L} \ge 10M\Omega, C_{L} = 50pF, CLKSEL = +5V, f_{ECLK} = 400kHz, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTICS						
Sample-and-Hold Settling		(Note 4)			0.08	%
SCLK Feedthrough				0.5		nV-s
fSEQ Feedthrough				0.5		nV-s
Hold-Step				0.25	1	mV
Droop Rate		V _{OUT} = 0V (Note 5), T _A = +25°C		1	40	mV/s
Output Noise				250		μV _{RMS}
REFERENCE INPUT						
Input Resistance			7			kΩ
Reference Input Voltage	V _{REF}			2.5		V
GROUND-SENSE INPUT						
Input Voltage Range	VGS		-0.5		0.5	V
Input Bias Current	IGS	$-0.5V \le V_{GS} \le 0.5V$	-60		0	μΑ
GS Gain		(Note 6)	0.998	1	1.002	V/V
DIGITAL INTERFACE DC CHARA	CTERISTIC	S				
Input High Voltage	VIH		2.0			V
Input Low Voltage	VIL				0.8	V
Input Current					±1	μΑ
TIMING CHARACTERISTICS (FIG	GURE 2)					
Sequencer Clock Frequency	fSEQ	Internal oscillator	80	100	120	kHz
External Clock Frequency	fECLK	(Note 7)			480	kHz
SCLK Frequency	fsclk				20	MHz
SCLK Pulse Width High	tCH		15			ns
SCLK Pulse Width Low	tcL		15			ns
CS Low to SCLK High Setup Time	tcsso		15			ns
CS High to SCLK High Setup Time	tCSS1		15			ns
SCLK High to $\overline{\text{CS}}$ Low Hold Time	tCSH0		10			ns

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+10V,\ V_{SS}=-4V,\ V_{LOGIC}=V_{LDAC}=V_{LSHA}=+5V,\ V_{REF}=+2.5V,\ V_{AGND}=V_{DGND}=V_{GS}=0V,\ R_L\geq 10M\Omega,\ C_L=50pF,\ CLKSEL=+5V,\ f_{ECLK}=400kHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C.)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK High to $\overline{\text{CS}}$ High Hold Time	tCSH1		0			ns
DIN to SCLK High Setup Time	t _{DS}		15			ns
DIN to SCLK High Hold Time	tDH		0			ns
RST to CS Low		(Note 8)			500	μs
POWER SUPPLIES						
Positive Supply Voltage	V_{DD}	(Note 9)	8.55	10	11.6	V
Negative Supply Voltage	Vss	(Note 9)	-5.25	-4	-2.75	V
Supply Difference		V _{DD} - V _{SS} (Note 9)			14.5	V
Logic Supply Voltage	VLOGIC, VLDAC, VLSHA		4.75	5	5.25	٧
Positive Supply Current	I _{DD}			32	42	mA
Negative Supply Current	ISS			32	40	mA
Logio Cupply Current	1	(Note 10)		1	1.5	m A
Logic Supply Current	ILOGIC	f _{SCLK} = 20MHz (Note 11)		2	3	mA

- Note 1: The nominal zero-scale (code = 0) voltage is -4.0535V. The nominal full-scale (code = FFFF hex) voltage is +9.0535V. The output voltage is limited by the Output Range specification, restricting the useable range of DAC codes. The nominal zero-scale voltage may be achieved when V_{SS} < -4.9V, and the nominal full-scale voltage may be achieved when V_{DD} > +11.5V.
- Note 2: Gain is calculated from measurements
 - for voltages V_{DD} = 10V and V_{SS} = -4V at codes C000 hex and 4F2C hex,
 - for voltages V_{DD} = 11.6V and V_{SS} = -2.9V at codes FFFF hex and 252E hex,
 - for voltages V_{DD} = 9.25V and V_{SS} = -5.25V at codes D4F6 hex and 0 hex, and
 - for voltages V_{DD} = 8.55V and V_{SS} = -2.75V at codes C74A hex and 281C hex.
- Note 3: Steady-state change in any output with an 8V change in an adjacent output.
- **Note 4:** Settling during the first update for an 8V step. The output will settle to within the linearity specification on subsequent updates. Tested with an external sequencer clock frequency of 480kHz.
- Note 5: External clock mode with the external clock not toggling.
- Note 6: The output voltage is the sum of the DAC output and the voltage at GS. GS gain is measured at 4F2C hex.
- Note 7: The sequencer runs at fSEQ = fECLK/4. Maximum speed is limited by settling of the DAC and SHAs. Minimum speed is limited by acceptable droop and update time after a Burst Mode Update.
- **Note 8:** V_{DD} rise to \overline{CS} low = 500µs maximum.
- Note 9: Guaranteed by gain-error test.
- **Note 10:** The serial interface is inactive. $V_{IH} = V_{LOGIC}$, $V_{IL} = 0V$.
- **Note 11:** The serial interface is active. V_{IH} = V_{LOGIC}, V_{IL} = 0V.

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Typical Operating Characteristics


(VDD = +10V, VSS = -4V, VREF = +2.5V, VGS = 0V, TA = +25°C, unless otherwise noted.)



16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Typical Operating Characteristics (continued)

 $(V_{DD} = +10V, V_{SS} = -4V, V_{REF} = +2.5V, V_{GS} = 0V, T_{A} = +25^{\circ}C, unless otherwise noted.)$



6 Maxim Integrated

250µs/div

1μs/div

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Pin Description

PIN			FUNCTION
TQFP	TQFN	NAME	FUNCTION
1, 2	1, 2, 17, 34, 51, 68	N.C.	No Connection. Not internally connected.
3	3	GS	Ground-Sensing Input
4	4	V _{LDAC}	+5V DAC Power Supply
5	5	RST	Reset Input
6	6	CS	Chip-Select Input
7	7	DIN	Serial Data Input
8	8	SCLK	Serial Clock Input
9	9	VLOGIC	+5V Logic Power Supply
10	10	IMMED	Immediate Update Mode
11	11	ECLK	External Sequencer Clock Input
12	12	CLKSEL	Clock-Select Input
13	13	DGND	Digital Ground
14	14	VLSHA	+5V Sample-and-Hold Power Supply
15, 25, 40, 55, 62	15, 26, 42, 58, 65	AGND	Analog Ground
16, 32, 46	16, 33, 48	Vss	Negative Power Supply
17, 39, 48	18, 41, 50	V_{DD}	Positive Power Supply
18, 33, 49	19, 35, 52	CL	Output Clamp Low Voltage
19	20	OUT0	Output 0
20	21	OUT1	Output 1
21	22	OUT2	Output 2
22	23	OUT3	Output 3
23	24	OUT4	Output 4
24	25	OUT5	Output 5
26	27	OUT6	Output 6
27	28	OUT7	Output 7
28	29	OUT8	Output 8
29	30	OUT9	Output 9
30	31	OUT10	Output 10
31, 47, 64	32, 49, 67	CH	Output Clamp High Voltage
34	36	OUT11	Output 11
35	37	OUT12	Output 12
36	38	OUT13	Output 13
37	39	OUT14	Output 14
38	40	OUT15	Output 15
41	43	OUT16	Output 16
42	44	OUT17	Output 17
43	45	OUT18	Output 18
44	46	OUT19	Output 19
45	47	OUT20	Output 20

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Pin Description (continued)

	PIN	NAME	FUNCTION
TQFP	TQFN	NAME	FUNCTION
50	53	OUT21	Output 21
51	54	OUT22	Output 22
52	55	OUT23	Output 23
53	56	OUT24	Output 24
54	57	OUT25	Output 25
56	59	OUT26	Output 26
57	60	OUT27	Output 27
58	61	OUT28	Output 28
59	62	OUT29	Output 29
60	63	OUT30	Output 30
61	64	OUT31	Output 31
63	66	REF	Reference Voltage Input
_	_	EP	Exposed Pad (TQFN Only). Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as a electrical connection point.




Figure 1. Functional Diagram

16-Bit DACs with 32-Channel Sample-and-Hold Outputs




Figure 2. Serial Interface Timing Diagram

Detailed Description

Digital-to-Analog Converter

The MAX5631/MAX5632/MAX5633 16-bit digital-to-analog converters (DAC) are composed of two matched sections. The four MSBs are derived through 15 identical matched resistors and the lower 12 bits are derived through a 12-bit inverted R-2R ladder.

Sample-and-Hold Amplifiers

The MAX5631/MAX5632/MAX5633 contain 32 buffered sample/hold circuits with internal hold capacitors. Internal hold capacitors minimize leakage current, dielectric absorption, feedthrough, and required board space. MAX5631/MAX5632/MAX5633 provide a very low 1mV/s droop rate.

Output

The MAX5631/MAX5632/MAX5633 include output buffers on each channel. The device contains output resistors in series with the buffer output (Figure 3) for ease of output filtering and capacitive load driving stability.

Output loads increase the analog supply current (IDD and Iss). Excessively loading the outputs drastically

increases power dissipation. Do not exceed the maximum power dissipation specified in the *Absolute Maximum Ratings*.

The maximum output voltage range depends on the analog supply voltages available and the output clamp voltages (see *Output Clamp*).

$$(V_{SS} + 0.75V) \le V_{OUT} \le (V_{DD} - 2.4V)$$

The device has a fixed theoretical output range determined by the reference voltage, gain, and midscale offset. The output voltage for a given input code is calculated with the following:

$$V_{OUT} = \left(\frac{\text{code}}{65535}\right) \times V_{REF} \times 5.2428 - (1.6214 \times V_{REF}) + V_{GS}$$

where code is the decimal value of the DAC input code, VREF is the reference voltage, and VGS is the

Table 1. Code Table

DAC INPU	CODE LSB	NOMINAL OUTPUT VOLTAGE (V)	V _{REF} = +2.5V				
1111 1111 1		9.0535	Full-scale output				
1100 0111 0	100 1010	6.15	Maximum output with V _{DD} = 8.55V				
1000 0000 0	000 0000	2.5	Midscale output				
0100 1111 0	010 1100	0	V _{OUT} = 0. All outputs default to this code after power-up				
0010 1000 0	001 1100	-2.0	Minimum output with V _{SS} = -2.75V				
0000 0000 0	000 0000	-4.0535	Zero-scale output				

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

voltage at the ground-sense input. With a 2.5V reference, the nominal endpoints are -4.0535V and +9.0535V (Table 1). Note that these are "virtual" internal endpoint voltages and cannot be reached with all combinations of negative and positive power-supply voltages. The nominal, useable DAC endpoint codes for the selected power supplies may be calculated as:

lower endpoint code =
$$32768 - ((2.5 \text{V} - (\text{VSS} + 0.75)) / 200 \mu\text{V}) \text{ (result } \ge 0)$$

upper endpoint code = $32768 + ((\text{VDD} - 2.4 - 2.5 \text{V}) / 200 \mu\text{V}) \text{ (result } \le 65535)$

The resistive voltage-divider formed by the output resistor (R_{O}) and the load impedance (R_{L}), scales the output voltage. Determine V_{OUT} as follows:

Scaling Factor =
$$\frac{R_L}{R_L + R_O}$$

 $V_{OUT} = V_{CHOLD} \times scaling factor$

Ground Sense

The MAX5631/MAX5632/MAX5633 include a ground-sense input (GS), which allows the output voltages to be referenced to a remote ground. The voltage at GS is added to the output voltage with unity gain. Note that the resulting output voltage must be within the valid output voltage range set by the power supplies.

Output Clamp

The MAX5631/MAX5632/MAX5633 clamps the output between two externally applied voltages. Internal diodes at each channel restrict the output voltage to:

$$(V_{CH} + 0.7V) \ge V_{OUT} \ge (V_{CL} - 0.7V)$$

The clamping diodes allow the MAX5631/MAX5632/MAX5633 to drive devices with restricted input ranges. The diodes also allow the outputs to be clamped during power-up or fault conditions. To disable output clamping, connect CH to VDD and CL to VSS, setting the clamping voltages beyond the maximum output voltage range.

Serial Interface

The MAX5631/MAX5632/MAX5633 are controlled by an SPI, QSPI, and MICROWIRE-compatible 3-wire interface. Serial data is clocked into the 24-bit shift register in an MSB-first format, with the 16-bit DAC data preceding the 5-bit SRAM address, 2-bit control, and a fill 0 (Figure 4). The input word is framed by $\overline{\text{CS}}$. The first




Figure 3. Analog Block Diagram

	DATA								AD	DRE	SS		CC	NTR	OL								
D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D0	A4	АЗ	A2	A1	A0	C1	CO	0
MS	В																					L	_SB

Figure 4. Input Word Sequence

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Table 2. Channel/Output Selection

A4	А3	A2	A1	A0	OUTPUT
0	0	0	0	0	OUT0 selected
0	0	0	0	1	OUT1 selected
0	0	0	1	0	OUT2 selected
0	0	0	1	1	OUT3 selected
0	0	1	0	0	OUT4 selected
0	0	1	0	1	OUT5 selected
0	0	1	1	0	OUT6 selected
0	0	1	1	1	OUT7 selected
0	1	0	0	0	OUT8 selected
0	1	0	0	1	OUT9 selected
0	1	0	1	0	OUT10 selected
0	1	0	1	1	OUT11 selected
0	1	1	0	0	OUT12 selected
0	1	1	0	1	OUT13 selected
0	1	1	1	0	OUT14 selected
0	1	1	1	1	OUT15 selected
1	0	0	0	0	OUT16 selected
1	0	0	0	1	OUT17 selected
1	0	0	1	0	OUT18 selected
1	0	0	1	1	OUT19 selected
1	0	1	0	0	OUT20 selected
1	0	1	0	1	OUT21 selected
1	0	1	1	0	OUT22 selected
1	0	1	1	1	OUT23 selected
1	1	0	0	0	OUT24 selected
1	1	0	0	1	OUT25 selected
1	1	0	1	0	OUT26 selected
1	1	0	1 1		OUT27 selected
1	1	1	0	0	OUT28 selected
1	1	1	0	1	OUT29 selected
1	1	1	1	0	OUT30 selected
1	1	1	1	1	OUT31 selected

rising edge of SCLK after $\overline{\text{CS}}$ goes low will clock in the MSB of the input word.

When each serial word is complete, the value is stored in the SRAM at the address indicated and the control bits are saved. Note that data may be corrupted if $\overline{\text{CS}}$ is not held low for an integer multiple of 24 bits.

All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. Their switching threshold is compatible with TTL and most CMOS logic levels.

Serial Input Data Format and Control Codes

The 24-bit serial input format, shown in Figure 4, comprises of 16 data bits (D15–D0), five address bits (A4–A0), two control bits (C1, C0), and a fill zero. The address code selects the output channel as shown in Table 2. The control code configures the device as follows:

- 1) If C1 = 1, Immediate Update Mode is selected. If C1 = 0, Burst Mode is selected.
- 2) If C0 = 0, the internal sequencer clock is selected. If C0 = 1, the external sequencer clock is selected. This must be repeated with each data word to maintain external input.

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

The operating modes can also be selected externally through CLKSEL and IMMED. In the case where the control bit in the serial word and the external signal conflict, the signal that is a logic "1" is dominant.

Modes of Operation

The MAX5631/MAX5632/MAX5633 feature three modes of operation:

- 1) Sequence Mode
- 2) Immediate Update Mode
- 3) Burst Mode

Table 3. Update Mode

UPDATE MODE	UPDATE TIME
Immediate Update Mode	2/f _{SEQ}
Burst Mode	33/f _{SEQ}

Sequence Mode

Sequence mode is the default operating mode. The internal sequencer continuously scrolls through the SRAM, updating each of the 32 SHAs. At each SRAM address location, the stored 16-bit DAC code is loaded to the DAC. Once settled, the DAC output is acquired by the corresponding SHA. Using the internal sequencer clock, the process typically takes 320µs to update all 32 SHAs (10µs per channel). Using an external sequencer clock the update process takes 128 clock cycles (four clock cycles per channel).

Immediate Update Mode

Immediate update mode is used to change the contents of a single SRAM location, and update the corresponding SHA output. In Immediate Update Mode, the

SHA ARRAY UPDATE SEQUENCE 1 2 3 ••• 7 SKIP 20 7 8 9 •••

CHANNEL 20 UPDATED UPDATED CHANNEL REFRESHED

DIN 24-BIT WORD

Figure 5. Immediate Update Mode Timing Example

selected output is updated before the sequencer resumes operation. Select Immediate Update Mode by driving either IMMED or C1 high.

The sequencer is interrupted when $\overline{\text{CS}}$ is taken low. The input word is then stored in the proper SRAM address. The DAC conversion and SHA sample in progress are completed transparent to the serial bus activity. The SRAM location of the addressed channel is then modified with the new data. The DAC and SHA are updated with the new voltage. The sequencer then resumes scrolling at the interrupted SRAM address.

This operation can take up to two cycles of the 10µs sequencer clock. Up to one cycle is needed to allow the sequencer to complete the operation in progress before it is freed to update the new channel. An additional cycle is required to read the new data from memory, update the DAC, and strobe the sample-and-hold. The sequencer resumes scrolling from the location at which it was interrupted. Normal sequencing is suppressed while loading data, thus preventing other channels from being refreshed. Under conditions of extremely frequent Immediate Updates (i.e., 1000 successive updates), this can result in unacceptable droop.

Figure 5 shows an example of an immediate update operation. In this example, data for channel 20 is loaded while channel 7 is being refreshed. The sequencer operation is interrupted, and no other channels are refreshed as long as $\overline{\text{CS}}$ is held low. Once $\overline{\text{CS}}$ returns high, and the remainder of an fSEQ period (if any) has expired, channel 20 is updated to the new data. Once channel 20 has been updated, the sequencer resumes normal operation at the interrupted channel 7.




Figure 6. Burst Mode Timing Example

16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Burst Mode

Burst Mode allows multiple SRAM locations to be loaded at high speed. During Burst Mode, the output voltages are not updated until the data burst is complete and control returns to the sequencer. Select Burst Mode by driving both IMMED and C1 low.

The sequencer is interrupted when \overline{CS} is taken low. All or part of the memory can be loaded while \overline{CS} is low. Each data word is loaded into its specified SRAM address. The DAC conversion and SHA sample in progress are completely transparent to the serial bus activity. When \overline{CS} is taken high, the sequencer resumes scrolling at the interrupted SRAM address. New values are updated when their turn comes up in the sequence.

After Burst Mode is used, it is recommended that at least one full sequencer loop ($320\mu s$) is allowed to occur before the serial port is accessed again. This ensures that all outputs are updated before the sequencer is interrupted.

Figure 6 shows an example of a burst mode operation. As with the immediate update example, \overline{CS} falls while channel 7 is being refreshed. Data for multiple channels is loaded, and no channels are refreshed as long as \overline{CS} remains low. Once \overline{CS} returns high, sequencing resumes with channel 7 and continues normal refresh operation. Thirty-three fSEQ cycles are required before all channels have been updated.

External Sequencer Clock

An external clock may be used to control the sequencer, altering the output update rate. The sequencer runs at 1/4 the frequency of the supplied clock (ECLK). The external clock option is selected by driving either C0 or CLKSEL high.

When CLKSEL is asserted, the internal clock oscillator is disabled. This feature allows synchronizing the sequencer to other system operations, or shutting down of the sequencer altogether during high-accuracy system measurements. The low 1mV/s droop of these devices ensures that no appreciable degradation of the output voltages occurs, even during extended periods of time when the sequencer is disabled.

Power-On Reset

A power-on reset (POR) circuit sets all channels to 0V (code 4F2C hex) in sequence, requiring 320µs. This prevents damage to downstream ICs due to arbitrary reference levels being presented following system power-up. This same function is available by driving RST low. During the reset operation, the sequencer is run by the internal clock, regardless of the state of CLKSEL. The reset process cannot be interrupted, serial inputs will be ignored until the entire reset process is complete.

Applications Information

Power Supplies and Bypassing

Grounding and power-supply decoupling strongly influence device performance. Digital signals may couple through the reference input, power supplies, and ground connection. Proper grounding and layout can reduce digital feedthrough and crosstalk. At the device level, a $0.1\mu F$ capacitor is required for the VDD, VSS, and V_L pins. They should be placed as close to the pins as possible. More substantial decoupling at the board level is recommended and is dependent on the number of devices on the board (Figure 7).

The MAX5631/MAX5632/MAX5633 have three separate +5V logic power supplies, VLDAC, VLOGIC, and VLSHA. VLDAC powers the 16-bit digital-to-analog converter, VLSHA powers the control logic of the SHA array, and VLOGIC powers the serial interface, sequencer, internal clock and SRAM. Additional filtering of VLDAC and VLSHA improves the overall performance of the device.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
64 TQFP	C64+8	<u>21-0083</u>	90-0141
68 TQFN-EP	T6800+3	21-0142	90-0100

16-Bit DACs with 32-Channel Sample-and-Hold Outputs





Figure 7. Typical Operating Circuit

_Pin Configurations (continued)



16-Bit DACs with 32-Channel Sample-and-Hold Outputs

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	10/01	Initial release	
3	1/05	Updated the operating temperature range in the <i>Ordering Information</i> and updated the <i>Typical Operating Characteristics</i> .	1, 2, 6
4	Removed leaded options and added lead-free notation in <i>Ordering Informa</i>		1



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.