

# 1-Mbit (64K x 16) Static RAM

### **Features**

- · Very high speed
  - -55 ns
- Temperature Ranges
  - Industrial: -40°C to 85°C
  - Automotive: –40°C to 125°C
- · Wide voltage range
  - 2.2V 3.6V
- Pin compatible with CY62126BV
- · Ultra-low active power
- Typical active current: 0.85 mA @ f = 1 MHz
- Typical active current: 5 mA @ f = f<sub>Max</sub> (55 ns speed)
- Ultra-low standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Automatic power-down when deselected
- · Available in Pb-free and non Pb-free 48-ball VFBGA and 44-pin TSOP Type II packages


### Functional Description<sup>[1]</sup>

The CY62126DV30 is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features

advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.


Revised July 18, 2006



### **Product Portfolio**

						Power Dissipation					
						Operating, I <sub>CC</sub> (mA)			w lane		
		Vcc	Range	ge (V)		f = 1	f = 1 MHz f = f <sub>Max</sub>		Jtanut (μ	oy, I <sub>SB2</sub> A)	
Product	Range	Min.	Тур.	Max.	(ns)	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ</b> . <sup>[2]</sup>	Max.
CY62126DV30L	Automotive	2.2	3.0	3.6	55	0.85	1.5	5	10	1.5	15
CY62126DV30LL	Industrial				55	0.85	1.5	5	10	1.5	4

## Pin Configurations<sup>[3, 4]</sup>



# **TSOP II (Forward) Top View**

A <sub>4</sub>	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29	A <sub>5</sub> A <sub>6</sub> A <sub>7</sub> OE BHE BLE I/O <sub>15</sub> I/O <sub>14</sub> I/O <sub>13</sub> I/O <sub>15</sub> I/O <sub>15</sub> I/O <sub>10</sub>
I/O <sub>3</sub>	10 11 12 13 14	35 34 33 32 31	I/O <sub>12</sub> V <sub>SS</sub> V <sub>CC</sub> I/O <sub>11</sub> I/O <sub>10</sub>
A <sub>14</sub> L A <sub>14</sub> L A <sub>13</sub> L A <sub>12</sub> L NC L	19 20 21 22	26 25 24 23	A <sub>9</sub> A <sub>10</sub> A <sub>11</sub> NC

- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.

  3. NC pins are not connected to the die.

  4. E3 (DNU) can be left as NC or V<sub>SS</sub> to ensure proper operation. (Expansion Pins on FBGA Package: E4 2M, D3 4M, H1 8M, G2 16M, H6 32M).



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage to Ground Potential ......-0.3 to 3.9V DC Voltage Applied to Outputs in High-Z State  $^{[6]}$  ......-0.3V to  $\rm V_{CC}$  + 0.3V

DC Input Voltage <sup>[6]</sup> 0.3V to V <sub>CC</sub> +	0.3V
Output Current into Outputs (LOW)20	) mA
Static Discharge Voltage > 20 (per MIL-STD-883, Method 3015)	)01V
Latch-up Current> 200	) mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[7]</sup>
Industrial	-40°C to +85°C	2.2V to 3.6V
Automotive	-40°C to +125°C	2.2V to 3.6V

## DC Electrical Characteristics (Over the Operating Range)

		Test Conditions				С	Y62126D	V30-55	
Parameter	Description					Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH	$2.2V \le V_{CC} \le 2.7V$ $I_{OH} = -0.1 \text{ mA}$ $I_{OH} = -1.0 \text{ mA}$				2.0			V
	Voltage					2.4			
V <sub>OL</sub>	Output LOW	$2.2V \le V_{CC} \le 2.7V$	$I_{OL} = 0.1 \text{ m}$	ıΑ				0.4	V
	Voltage	$2.7V \le V_{CC} \le 3.6V$	I <sub>OL</sub> = 2.1 m	ıΑ				0.4	
V <sub>IH</sub>	Input HIGH	$2.2V \le V_{CC} \le 2.7V$	•			1.8		V <sub>CC</sub> + 0.3	V
	Voltage	$2.7V \le V_{CC} \le 3.6V$				2.2		V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW Voltage	$2.2V \le V_{CC} \le 2.7V$				-0.3		0.6	V
		2.7V ≤ V <sub>CC</sub> ≤ 3.6V						0.8	
I <sub>IX</sub>	Input Leakage	$  GND \leq V_{I} \leq V_{CC}                                   $			-1		+1	μА	
	Current				-4		+4		
I <sub>OZ</sub>	Output Leakage	$GND \le V_O \le V_{CC}$ , Output Disabled Ind'l		-1		+1	μА		
	Current	Auto			-4		+4		
I <sub>CC</sub>	V <sub>CC</sub> Operating			= 3.6V,			5	10	mA
	Supply Current			A, C	MOS		0.85	1.5	
I <sub>SB1</sub>	Automatic CE	$\overline{CE} \ge V_{CC} - 0.2V$ ,		L	Ind'l		1.5	5	μА
	Power-down Current—	$V_{IN} \ge V_{CC} - 0.2V,$ $V_{IN} \le 0.2V,$			Auto		1.5	15	
CMOS Inputs	CMOS Inputs	f = f <sub>Max</sub> (Address and Data Only), f = 0 (OE, WE, BHE and BLE)		LL			1.5	4	
		,						_	
I <sub>SB2</sub>	Automatic CE Power-down	$CE \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or		L	Ind'I		1.5	5	μА
	Current— CMOS Inputs	$V_{IN} = 0.2V$ , $f = 0$ , $V_{CC} = 3.6V$			Auto		1.5	15	
	OiviO3 iriputs			LL			1.5	4	

- To the state of t




## Capacitance<sup>[8]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

### Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	TSOP	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	, ,	55	76	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	2-layer printed circuit board	12	11	°C/W


### **AC Test Loads and Waveforms**





Equivalent to:

THEVENIN EQUIVALENT




Parameters	2.5V	3.0V	Unit
R1	16600	1103	Ohms
R2	15400	1554	Ohms
R <sub>TH</sub>	8000	645	Ohms
V <sub>TH</sub>	1.2	1.75	Volts

## **Data Retention Characteristics**

Parameter	Description	Conditions		Min.	<b>Typ</b> <sup>[2]</sup>	Max.	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention				1.5			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}=1.5V, \overline{CE} \ge V_{CC} - 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	L	Ind'l			4	μΑ
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		Auto			10	
			LL	Ind'l			3	
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time				0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time				100			μS

### **Data Retention Waveform**



- Tested initially and after any design or proces changes that may affect these parameters.
   Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> >100 μs.



## Switching Characteristics (Over the Operating Range)<sup>[10]</sup>


		CY62126	6DV30-55	
Parameter	Description	Min.	Unit	
Read Cycle				1
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>PU</sub>	CE LOW to Power-up	0		ns
t <sub>PD</sub>	CE HIGH to Power-down		55	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		25	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z <sup>[11, 12]</sup>		20	ns
Write Cycle <sup>[13]</sup>		<u>.</u>		-
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE LOW to Write End	40		ns
t <sub>AW</sub>	Address Set-up to Write End	40		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	40		ns
t <sub>SD</sub>	Data Set-up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	10		ns

<sup>Notes:
10. Test conditions assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>.
11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>.
12. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
13. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.</sup> 




## **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>



Read Cycle No. 2 (OE Controlled)[15, 16]



- 14. <u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>, <u>BHE</u>, <u>BLE</u> = V<sub>IL</sub>.


  15. <u>WE</u> is HIGH for Read cycle.

  16. Address valid prior to or coincident with <u>CE</u>, <u>BHE</u>, <u>BLE</u> transition LOW.




## Switching Waveforms(continued)

Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled<sup>[12, 13, 16, 17, 18]</sup>



Write Cycle No. 2 (CE Controlled)[12, 13, 16, 17, 18]



<sup>17.</sup> Data I/O is high-impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .


18. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms(continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[17, 18]



Write Cycle No. 4 (BHE/BLE-controlled, OE LOW)[17, 18]





## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	High Z (I/O <sub>8</sub> -I/O <sub>15</sub> ); Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> -I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62126DV30LL-55BVI	51-85150	48-ball Fine-Pitch Ball Grid Array (6 x 8 x 1 mm)	Industrial
	CY62126DV30LL-55BVXI		48-ball Fine-Pitch Ball Grid Array (6 x 8 x 1 mm) (Pb-free)	
	CY62126DV30LL-55ZI	51-85087	44-pin TSOP II	
	CY62126DV30LL-55ZXI		44-pin TSOP II (Pb-free)	
	CY62126DV30L-55BVXE	51-85150	48-ball Fine-Pitch Ball Grid Array (6 x 8 x 1 mm) (Pb-free)	Automotive
	CY62126DV30L-55ZSXE	51-85087	44-pin TSOP II (Pb-free)	


Please contact your local Cypress sales representative for availability of these parts





## **Package Diagrams**

### 48-ball VFBGA (6 x 8 x 1 mm) (51-85150)

TOP VIEW








51-85150-\*D



## Package Diagrams(continued)



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY62126DV30 MoBL <sup>®</sup> 1-Mbit (64K x 16) Static RAM Document Number: 38-05230				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	117689	08/27/02	JUI	New Data Sheet
*A	127313	06/13/03	MPR	Changed From Advanced Status to Preliminary. Changed I <sub>SB2</sub> to 5 $\mu$ A (L), 4 $\mu$ A (LL) Changed I <sub>CCDR</sub> to 4 $\mu$ A (L), 3 $\mu$ A (LL) Changed C <sub>IN</sub> from 6 pF to 8 pF
*B	128340	07/22/03	JUI	Changed from Preliminary to Final Add 70-ns speed, updated ordering information
*C	129002	08/29/03	CDY	Changed I <sub>CC</sub> 1 MHz typ from 0.5 mA to 0.85 mA
*D	238050	See ECN	AJU	Fixed typo: Changed t <sub>DBE</sub> from 70 ns to 35 ns
*E	316039	See ECN	PCI	Added 45-ns Speed Bin in AC, DC and Ordering Information tables Added Footnote #8 on page #4 Added Pb-free package ordering information on page #9 Changed 44-pin TSOP-II package name from Z44 to ZS44
*F	335861	See ECN	SYT	Added Temperature Ranges in the Features Section on Page # 1 Added Automotive Product Information for CY62126DV30-L for 55 ns Added I <sub>SB1</sub> and I <sub>SB2</sub> values for Automotive range of CY62126DV30-L for 55 ns Added Automotive Information for I <sub>CCDR</sub> in the Data Retention Characteristics table Added Pb-free packages in the ordering information Changed 44-pin TSOP-II package name from ZS44 to Z44
*G	357256	See ECN	PCI	Added Pin Configuration and Package Diagram for 56-Lead QFN Package Updated Thermal Characteristics and Ordering Information Table Added Automotive Specs for $I_{\rm IX}$ and $I_{\rm OZ}$ in the DC Electrical Characteristics table on Page# 4
*H	486789	See ECN	VKN	Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 45 ns and 70ns Speed bin from Product offering Removed 56-pin QFN package Updated Ordering Information Table