

CLC2023 Dual, Low Distortion, Low Offset, RRIO Amplifier

General Description

The CLC2023 is a dual channel, high-performance, voltage feedback amplifier with low input voltage noise and ultra low distortion. The CLC2023 offers 6mV maximum input offset voltage, 3.5nV/√Hz broadband input voltage noise, and 0.00005% THD at 1kHz. It also provides 55MHz gain bandwidth product and 12V/μs slew rate making them well suited for applications requiring precision DC performance and high AC performance. This high-performance amplifier also offers a rail-to-rail input and output, simplifying single supply designs and offering larger dynamic range possibilities. The input range extends beyond the rails by 300mV.

The CLC2023 is designed to operate from 2.5V to 12V supplies and operate over the extended temperature range of -40°C to +125°.

FEATURES

- 6mV maximum input offset voltage
- ■■ 0.00005% THD at 1kHz
- 5.3nV/JHz input voltage noise > 10kHz
- -90dB/-85dB HD2/HD3 at 100kHz, R_L = 100 Ω
- \blacksquare <-100dB HD2 and HD3 at 10kHz, R_L = 1kΩ
- Rail-to-rail input and output
- 55MHz unity gain bandwidth
- 12V/us slew rate
- -40°C to +125°C operating temperature range
- \blacksquare Fully specified at 3 and $\pm 5V$ supplies
- CLC2023: ROHS compliant MSOP-8, SOIC-8 package options

APPLICATIONS

- Active filters
- Sensor interface
- HIgh-speed transducer amp
- Medical instrumentation
- Probe equipment
- Test equipment
- Smoke detectors
- Hand-held analytic instruments
- Current sense applications

Ordering Information - [back page](#page-17-0)

Typical Application

Crosstalk vs. Frequency

Absolute Maximum Ratings

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Operating Conditions

Package Thermal Resistance

Electrical Characteristics at +3V

Electrical Characteristics at ±5V

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ to GND; G = 2; unless otherwise noted.

CLC2023 Pin Configuration MSOP-8 / SOIC-8

CLC2023 Pin Assignments

MSOP-8 / SOIC-8

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

Non-Inverting Frequency Response **Inverting Frequency Response**

Frequency Response vs. C_L Frequency Response vs. C_L without R_S

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

Non-Inverting Frequency Response at $V_S = 3V$ Inverting Frequency Response at $V_S = 3V$

Frequency Response vs. V_{OUT} at $V_S = 3V$ Frequency Response vs. R_L at $V_S = 3V$

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

Open Loop Gain and Phase vs. CMIR

Input Voltage Noise $CMIR$ at $V_S = 3V$

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

2nd Harmonic Distortion vs. R_L 3rd Harmonic Distortion vs. R_L

2nd Harmonic Distortion vs. V_{OUT} 3rd Harmonic Distortion vs. V_{OUT}

THD vs. Frequency

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

2nd Harmonic Distortion vs. R_L at $V_S = 3V$ 3rd Harmonic Distortion vs. R_L at $V_S = 3V$

2nd Harmonic Distortion vs. V_{OUT} at $V_{\text{S}} = 3V$ 3rd Harmonic Distortion vs. V_{OUT} at $V_{\text{S}} = 3V$

 T_A = 25°C, V_S = ±5V, R_f = 1kΩ, R_L = 1kΩ, G = 2; unless otherwise noted.

Small Signal Pulse Response \blacksquare Small Signal Pulse Response at V_S = 3V

Large Signal Pulse Response $\qquad \qquad$ Large Signal Pulse Response at $V_S = 3V$

Application Information

Basic Information

Figures 1 and 2 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations.

Figure 1: Typical Non-Inverting Gain Circuit

Figure 2: Typical Inverting Gain Circuit

Power Dissipation

Power dissipation should not be a factor when operating under the stated 500Ω load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta_{JA} (θ_{JA}) is used along with the total die power dissipation.

 $T_{\text{Junction}} = T_{\text{Ambient}} + (\theta_{\text{JA}} \times P_{\text{D}})$

Where T_{Ambient} is the temperature of the working environment.

In order to determine P_D , the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$
P_D = P_{\text{supply}} - P_{\text{load}}
$$

Supply power is calculated by the standard power equation.

$$
P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMSsupply}}
$$

$$
V_{\text{supply}} = V_{S+} - V_{S-}
$$

Power delivered to a purely resistive load is:

 $P_{load} = ((V_{load})_{RMS}²)/Rload_{eff}$

The effective load resistor (R load_{eff}) will need to include the effect of the feedback network. For instance,

Rload $_{\text{eff}}$ in Figure 2 would be calculated as:

$$
R_L\parallel (R_f+R_g)
$$

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, P_D can be found from

$$
P_D = P_{Quiescent} + P_{Dynamic} - P_{load}
$$

Quiescent power can be derived from the specified I_S values along with known supply voltage, V_{supply} . Load power can be calculated as above with the desired signal amplitudes using:

$$
(V_{load})_{RMS} = V_{peak} / \sqrt{2}
$$

(I_{load})_{RMS} = (V_{load})_{RMS} / Rload_{eff}

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

$$
P_{Dynamic} = (V_{S+} - V_{load})_{RMS} \times (I_{load})_{RMS}
$$

Assuming the load is referenced in the middle of the power rails or $V_{\text{subplv}}/2$.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.

Figure 3. Maximum Power Derating

Driving Capacitive Loads

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, R_S, between the amplifier and the load to help improve stability and settling performance. Refer to Figure 4.

Figure 4. Addition of R_S for Driving Capacitive Loads

The CLC2023 is capable of driving up to 300pF directly, with no series resistance. Directly driving 500pF causes over 4dB of frequency peaking, as shown in the plot on page 6. Table 1 provides the recommended R_S for various capacitive loads. The recommended R_S values result in ≤ 1 dB peaking in the frequency response. The Frequency Response vs. C_1 plots, on page 6, illustrate the response of the CLC2023.

C_{L} (pF)	$R_S(\Omega)$	-3dB BW (MHz)
500	10	27
1000	7.5	20
3000		15

Table 1: Recommended R_S vs. C_L

For a given load capacitance, adjust R_S to optimize the tradeoff between settling time and bandwidth. In general, reducing R_S will increase bandwidth at the expense of additional overshoot and ringing.

Overdrive Recovery

An overdrive condition is defined as the point when either one of the inputs or the output exceed their specified voltage range. Overdrive recovery is the time needed for the amplifier to return to its normal or linear operating point. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The CLC2023 will typically recover in less than 20ns from an overdrive condition. Figure 5 shows the CLC2023 in an overdriven condition.

Figure 5: Overdrive Recovery

Considerations for Offset and Noise Performance

Offset Analysis

There are three sources of offset contribution to consider; input bias current, input bias current mismatch, and input offset voltage. The input bias currents are assumed to be equal with and additional offset current in one of the inputs to account for mismatch. The bias currents will not affect the offset as long as the parallel combination of R_{f} and R_{g} matches R_t . Refer to Figure 6.

Figure 6: Circuit for Evaluating Offset

The first place to start is to determine the source resistance. If it is very small an additional resistance may need to be added to keep the values of R_f and R_g to practical levels. For this analysis we assume that R_t is the total resistance present on the non-inverting input. This gives us one equation that we must solve:

$$
R_t = R_g \mathsf{I} \mathsf{I} R_f
$$

This equation can be rearranged to solve for R_q :

 $R_g = (R_t * R_f) / (R_f - R_t)$

The other consideration is desired gain (G) which is:

$$
G = (1 + R_f/R_g)
$$

By plugging in the value for R_q we get

$$
R_f = G * R_t
$$

And R_{g} can be written in terms of R_{t} and G as follows:

$$
R_g = (G * R_t) / (G - 1)
$$

The complete input offset equation is now only dependent on the voltage offset and input offset terms given by:

$$
VI_{OS} = \sqrt{\left(V_{IO}\right)^2 + \left(I_{OS} * RT\right)^2}
$$

And the output offset is:

$$
VO_{OS} = G * \sqrt{(V_{IO})^2 + (I_{OS} * RT)^2}
$$

Noise analysis

The complete equivalent noise circuit is shown in Figure 7.

Figure 7: Complete Equivalent Noise Circuit

The complete noise equation is given by:

$$
v_{o}^{2} \; = \; v_{orext}^{2} + \left(e_{n}\left(1 + \frac{RF}{RG}\right)\right)^{2} + \left(i_{bp} * RT\left(1 + \frac{RF}{RG}\right)\right)^{2} + \left(i_{bn} * RF\right)^{2}
$$

Where V_{orext} is the noise due to the external resistors and is given by:

$$
v_o^2 = \left(e_n\left(1+\frac{RF}{RG}\right)\right)^2+\left(e_G*\frac{RF}{RG}\right)^2+e_F^2
$$

The complete equation can be simplified to:

$$
v_o^2 = 3 * (4kT * G * RT) + (e_nG)^2 + 2 * (i_n * RT)^2
$$

It's easy to see that the effect of amplifier voltage noise is proportionate to gain and will tend to dominate at large gains. The other terms will have their greatest impact at large R_t values at lower gains.

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Exar has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF and 0.1µF ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more information.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board Schematics

Evaluation board schematics and layouts are shown in Figures 8-12 These evaluation boards are built for dualsupply operation. Follow these steps to use the board in a single-supply application:

- 1. Short - V_S to ground.
- 2. Use C3 and C4, if the $-V_S$ pin of the amplifier is not directly connected to the ground plane.

Figure 8. CEB006 & CEB010 Schematic

Figure 9. CEB006 Top View

Figure 10. CEB006 Bottom View

Figure 11. CEB010 Top View

Figure 12. CEB010 Bottom View

Mechanical Dimensions

SOIC-8 Package

RECOMMENDED PCB LAND PATTERN

Side View

Front View

MSOP-8 Package

Ordering Information

Moisture sensitivity level for all parts is MSL-1.

Revision History

For Further Assistance:

Email: [CustomerSupport@exar.com](mailto:customersupport%40exar.com?subject=) or [HPATechSupport@exar.com](mailto:HPATechSupport%40exar.com?subject=)

Exar Technical Documentation: <http://www.exar.com/techdoc/>

Exar Corporation Headquarters and Sales Offices

48760 Kato Road Tel.: +1 (510) 668-7000 Fremont, CA 94538 - USA Fax: +1 (510) 668-7001

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

