# <span id="page-0-0"></span>**DUSEMI**

## FAN53741

#### **Description**

The FAN53741 is a 2.5 MHz step−down switching voltage regulator, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53741 is capable of delivering a peak efficiency of 97% and can support a max load of 1300 mA.

The regulator operates at a nominal fixed frequency of 2.5 MHz, which reduces the value of the external components achieving a total solution size of 5.24 mm<sup>2</sup>. At moderate and light load, Pulse Frequency Modulation (PFM) is used to operate the device with a low quiescent current of 60 µA. Even with such a low quiescent current, the part exhibits excellent transient response during load swings. At higher loads, the system automatically switches to fixed−frequency control, operating at 2.5 MHz. In Shutdown Mode, the supply current drops below  $0.5 \mu A$ , reducing power consumption.

The FAN53741 is available in 6−bump, 0.4 mm pitch, Wafer−Level Chip−Scale Package (WLCSP).

#### **Features**

- 60 µA Typical Quiescent Current
- 5.24 mm<sup>2</sup> Total Solution Size
- 1300 mA Output Current Capability
- Programmable Output Voltage 0.6 V to 3.3 V in 25 mV Steps via I<sup>2</sup>C Functionality
- Programmable Current Limit 530 mA to 2150 mA in 108 mA Steps via  $I<sup>2</sup>C$  Functionality
- 2.3 V to 5.5 V Input Voltage Range
- 2.5 MHz Fixed−Frequency Operation
- Best−in−Class Load Transient Response
- Internal Soft−Start Limits Battery Current Below 150 mA to avoid Brown−out Scenarios
- Protection Faults (UVLO, OCP and TSP)
- Thermal Shutdown and Overload Protection
- 6−Bump WLCSP, 0.4 mm Pitch
- This is a Pb−Free Device

#### **Applications**

- Smart Phones
- Wearables
- Smart Watch
- Health Monitoring
- Sensor Drive
- Energy Harvesting
- Utility and Safety Modules
- RF Modules



**WLCSP6 1.38x0.94x0.625 CASE 567UH**

#### **MARKING DIAGRAM**



= Assembly Plant Code



**Figure 1. Typical Application**

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [2](#page-1-0) of this data sheet.

#### <span id="page-1-0"></span>**ORDERING INFORMATION**



ÜFor information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **RECOMMENDED EXTERNAL COMPONENTS**

#### **Table 1. RECOMMENDED EXTERNAL COMPONENTS**



#### **PIN CONFIGURATION**



**Figure 2. Top View (Bumps Down) Figure 3. Bottom View (Bumps Up)**



#### **PIN DEFINITIONS**



#### **ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Lesser of 6 V or VIN + 0.3  $\check{V}$ .

#### **RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **THERMAL PROPERTIES**



2. Junction−to−ambient thermal resistance is a function of application and board layout. This data is simulated with four−layer 2s2p boards without vias in accordance to JESD51 - JEDEC standard. Special attention must be paid not to exceed the junction temperature.





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

**SYSTEM CHARACTERISTICS** (The following System Characteristics are guaranteed by design and are not performed in production testing. Recommended operating conditions, unless otherwise noted, V<sub>IN</sub> = 2.3 V to 5.5 V, T<sub>A</sub> = −40°C to 85°C, V<sub>OUT</sub> = 3.3 V. Typical values are given V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 3.3 V and T<sub>A</sub> = 25°C. System Characteristics are based on circuit per Figure [1.](#page-0-0) L = 0.47 µH (0603 DFE160808S–R47M – MURATA, 3.4 A / 53 mΩ) CIN = 2.2 μF (0402 – C1005X5R0J225M050BC – TDK) COUT = 10 μF (0402 C1005X5R0J106M050BC −TDK).)



System Characteristics are tested closed loop while using the recommended external components table.

#### **TYPICAL CHARACTERISTICS**

(Unless otherwise specified,  $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 3.3 V, Auto Mode,  $T_A$  = 25°C; circuit and components according to Figure [1](#page-0-0) and Table [1.](#page-1-0))



**Figure 4. Quiescent Current vs. Input Voltage and** Temperature, V<sub>OUT</sub> = 1.9 V, Auto Mode



**Figure 6. Efficiency vs. Load Current and Input Voltage,**  $V_{OUT} = 1.9$  **V, Auto Mode** 







**Figure 5. Quiescent Current vs. Input Voltage and** Temperature, V<sub>OUT</sub> = 3.3 V, Auto Mode







**Figure 9. Load Regulation vs. Load Current and Input Voltage, V<sub>OUT</sub>** = 3.3 V, Auto Mode

#### **OPERATION DESCRIPTION**

The FAN53741 is a 2.5 MHz, step−down switching voltage regulator from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53741 is capable of delivering a peak efficiency of 97%. The regulator operates at a nominal fixed frequency of 2.5 MHz, which reduces the value of the external components to  $0.47 \mu$ H for the output inductor and  $10 \mu$ F for the output capacitor.

The FAN53741 provides a fixed output voltage ranging from 0.6 V to 3.3 V, and can be programmed in 25 mV steps via I2C. The FAN53741 can support a max current 1300 mA.

#### **MODES OF OPERATIONS**

#### **PFM Mode**

At light load operation in AUTO Mode, the device enters PFM mode when load current is below 124 mA typically. PFM mode reduces switching frequency as well as battery current draw, which yields high efficiency.

#### **PWM Mode**

During PWM mode, the device switches at a nominal fixed frequency of 2.5 MHz, which reduces the values of the external components. The part enters PWM when load currents exceed 140 mA typically. In PWM mode, the device has excellent load regulation ideal for power sensitive accurate loads. The FAN53741 can be forced into PWM regardless of the load current by inserting a 1 to the FORCE\_PWM register bit.

#### **PROTECTION FEATURES**

#### **VOUT Fault**

If the VOUT fails to reach 95% of VOUT target in 7 ms, a VOUT fault is declared. During the fault condition the part restarts every 20 ms to achieve the 95% target voltage. Once the output voltage reaches the 95% VOUT target voltage the VOUT fault clears.

#### **Over−Current Limit (OCP)**

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high−side switch. Upon reaching this point, the high−side switch turns off, preventing high currents from causing damage. After 500 µs of current limit, the regulator triggers an over−current fault, causing the regulator to shut down for about 20 ms before attempting a

restart. If the fault is caused by short circuit, the soft−start circuit attempts to restart and produces an over−current fault after about 20 ms. The Peak Inductor Current Limit can be programmed via I2C and range from 530 mA to 2150 mA max in 108 mA steps.

#### **Under−Voltage Lockout (UVLO)**

When EN is HIGH, the under−voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

#### **Thermal Shutdown Protection (TSP)**

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

#### **Negative Current Limit**

The FAN53741 has a negative current limit protection which limits the current through the NFET. If a voltage is applied to output of buck which is higher than VOUT target while in PWM, then a negative current is detected. Once the inductor current hits −1 A for one cycle, then the output begins to tristate until the applied voltage is released and the output voltage falls below the regulated voltage.

In PFM mode, the Zero Crossing Detection does not allow any negative current to flow within inductor , any voltage higher > vout target applied to output will cause the regulator to enter tri−state and block current back through inductor

If voltage applied to VOUT is greater than VIN, then body diode of high side FET will conduct.



#### **OPERATION MODE**

#### **Programmable Output Voltage**

The FAN53741 output voltage can be programmed via  $I<sup>2</sup>C$  from 0.6 V to 3.3 V in 25 mV steps. The voltage transition going from a lower to a higher voltage is a single step with transition time dependent on output current and output capacitance. The output current drives the voltage slew rate from higher to lower voltage transitions. The FAN53741 does not have DVS functionality.

#### **Startup Description**

To enable the FAN53741, the ENABLE reg must be set to 1. FAN53741 has internal soft−start which limits the battery current to 150 mA minimizing any brown out applications.

Once the target VOUT voltage reaches 95% then the full current limit operation enters. The device starts up within 600 us typical with the recommended external components table.

If the part fails to startup within about 7 ms, then the part will declare a startup fault and will reattempt to start within 20 ms.

#### **Shutdown**

To disable the FAN53741, the ENABLE reg should be configured to code 0. When part is disabled, output voltage will tristate and discharge via load or pull down resistor.

#### **Active Pull Down**

The FAN53741 has an active pull down to discharge the output capacitance. During a negative VOUT transition or when the ENABLE reg is set from 1 to 0, within one clock cycle, the active pull down is active and discharges the VOUT via a internal resistor. This functionality is enabled by setting Reg6[2] to 1 if required while having four options of pull down strength to choose from in Reg6[1:0]: Open, 50  $\Omega$ , 100  $\Omega$ , and 200  $\Omega$ .

#### $P^2C$

#### **Slave Address**

The hex slave address is different for all parts in the family. Other slave addresses can be accommodated upon request. Contact your **onsemi** representative.



I <sup>2</sup>C Slave Address Byte for FAN53741.

ค	'n	Δ	я ت		
				n	ιW

 $Read = 1$ , Write = 0

#### <span id="page-7-0"></span>**TIMING DIAGRAMS**



**Figure 11. I2C Interface Timing for Fast Plus, Fast, and Slow Modes**



NOTE: First rising edge of SCLH after Repeated Start and after each ACK bit.



#### **Bus Timing**

As shown in Figure 13 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.



**Figure 13. Data Transfer Timing**

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 14.





A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 15.



During a read from the FAN53741, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 16.



**Figure 16. REPEATED START Timing**

#### **High−Speed (HS) Mode**

The protocols for High−Speed (HS), Low−Speed (LS), and Fast−Speed (FS) Modes are identical; except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure [14\)](#page-7-0). The master code is sent in Fast or Fast−Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 16) that causes all slaves on the bus to switch to HS Mode. The master then sends  $I<sup>2</sup>C$  packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure [15\)](#page-7-0) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 16).

#### **Read and Write Transactions**

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Driver Bus . All addresses and data are MSB first.







#### **Figure 17. Write Transaction**



**Figure 18. Write Transaction Followed by a Read Transaction**

#### <span id="page-9-0"></span>**REGISTER MAP**

#### **Table 3. REGISTER MAP**



#### **REGISTER DETAILS**

#### **Table 4. REGISTER DETAILS 1**



#### **Table 5. REGISTER DETAILS 2**



#### **Table 6. REGISTER DETAILS 3**



#### **Table 7. REGISTER DETAILS 4**



#### <span id="page-12-0"></span>**Table 8. REGISTER DETAILS 5**



#### **Table [8.](#page-12-0) REGISTER DETAILS 5** (continued)



#### **Table 9. REGISTER DETAILS 6**



#### **Table 10. REGISTER DETAILS 7**



#### **Table 11. REGISTER DETAILS 7**



#### **APPLICATIONS INFORMATION**

#### **Selecting the Inductor**

The output inductor must meet both the required inductance and the energy−handling capability of the application. The inductor value affects average current limit, output voltage ripple, and efficiency.

The ripple current  $(\Delta I)$  of the regulator is:

$$
\Delta I \approx \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_{SW}}\right)
$$
 (eq. 1)

The maximum average load current,  $I_{MAX(LOAD)}$ , is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current, given by:

$$
I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}
$$
 (eq. 2)

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero,  $I<sub>DCM</sub>$ , is:

$$
I_{\text{DCM}} = \frac{\Delta I}{2} \tag{eq. 3}
$$

The FAN53741 is optimized for operation with  $L = 0.47 \mu H$ . The inductor should be rated to maintain at least 80% of its value at  $I_{\text{LIM ACC}}$ . It is recommended to select an inductor where its saturation current is above the I<sub>LIM</sub> ACC MAX value.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but because  $\Delta I$  increases, the RMS current increases, as do the core and skin effect losses.

$$
I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}
$$
 (eq. 4)

The increased RMS current produces higher losses through the  $R_{DS(ON)}$  of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 12 shows the effects of inductance higher or lower than the recommended 1.0 mH on regulator performance.

#### **Output Capacitor**

Increasing  $C_{\text{OUT}}$  has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Vice versa, lower COUT can be used but with a compromise of load transient response. Output voltage ripple,  $\Delta V^{OUT}$ , is:

$$
\Delta V_{\text{OUT}} = \Delta I_{L} \left[ \frac{f_{\text{SW}} \cdot C_{\text{OUT}} \cdot \text{ESR}^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{\text{SW}} \cdot C_{\text{OUT}}} \right] \quad \text{(eq. 5)}
$$

#### **Input Capacitor**

The  $2.2 \mu$ F ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between  $C_{IN}$  and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and  $C_{IN}$ .

The effective capacitance value decreases as  $V_{1N}$ increases due to DC bias effects.

#### **Table 12. EFFECTS OF CHANGES IN INDUCTOR VALUE (FROM 0.47 -H RECOMMENDED VALUE) ON REGULATOR PERFORMANCE**





#### **RECOMMENDED LAYOUT LAYOUT CONSIDERATION**

To minimize spikes at VOUT, COUT must be placed as close as possible to PGND and VOUT, as shown in Recommended Layout. For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal via

onsemi is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.







onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)