MOSFET – N-Channel, POWERTRENCH®

100 V, 300 A, 2.0 m Ω

FDBL0200N100

Features

- Typical $R_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 95 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- This Device is Pb-Free and is RoHS Compliant

Applications

- Industrial Motor Drive
- Industrial Power Supply
- Industrial Automation
- Battery Operated Tools
- Battery Protection
- Solar Inverters
- UPS and Energy Inverters
- Energy Storage
- Load Switch



ON Semiconductor®

www.onsemi.com

V _{DSS} R _{DS(ON)} MAX		I _D MAX	
100 V	2.0 mΩ @ 10 V	300 A	





MARKING DIAGRAM

\$Y&Z&3&K FDBL 0200N100

\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = 3-Digit Plant Code

&K = 2-Digits Lot Run Traceability Code

FDBL0200N100 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Rating	Value	Unit	
V _{DSS}	Drain-to-Source Voltage		100	V
V _{GS}	Gate-to-Source Voltage		±20	V
I _D	Drain Current - Continuous (V _{GS} = 10) (Note 1)	T _C = 25°C	300	Α
	Pulsed Drain Current T _C = 25°C		See Figure 4	
E _{AS}	Single Pulse Avalanche Energy (Note 2)	352	mJ	
P _D	Power Dissipation	429	W	
	Derate Above 25°C	2.9	W/°C	
T _J , T _{STG}	Operating and Storage Temperature	−55 to +175	°C	
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 3)	0.35	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 3a)	43	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 3b)	62.5	°C/W	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by silicon.
- Starting T_J = 25°C, L = 0.1 mH, I_{AS} = 84 A, V_{DD} = 100 V during inductor charging and V_{DD} = 0 V during time in avalanche.
 R_{θJA} is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design.


 43°C/W when mounted on a 1 in² pad of 2 oz copper
 - b. 62.5°C/W when mounted on a minimum pad of 2 oz copper

$\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		100	-	_	V
I _{DSS}	Drain-to-Source Leakage Current	V _{DS} = 100 V, V _{GS} = 0 V T _J = 25°C		-	-	5	μΑ
			T _J = 175°C (Note 4)	-	-	2	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20V		-	-	±100	nA
ON CHARA	ACTERISTICS				-		
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		2.0	3.1	4.5	V
R _{DS(on)}	Drain to Source On Resistance	I _D = 80A, V _{GS} = 10V	T _J = 25°C	-	1.5	2.0	mΩ
			T _J = 175°C (Note 4)	-	3.3	4.3	mΩ
DYNAMIC (CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz		_	6970	9760	pF
C _{oss}	Output Capacitance			-	3950	5530	pF
C _{rss}	Reverse Transfer Capacitance			-	29	41	pF
Rg	Gate Resistance	f = 1 MHz		-	0.45	1	Ω
Q _{g(ToT)}	Total Gate Charge at 10 V	V _{GS} = 0 to 10 V, V _{DD} = 80 V, I _D = 80 A		-	95	133	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 to 2 V, V _{DD} = 80 V, I _D = 80 A		-	13	_	nC
Q _{gs}	Gate-to-Source Gate Charge	V _{DD} = 80 V, I _D = 80 A		-	31	-	nC
Q _{gd}	Gate-to-Drain "Miller" Charge			-	20	-	nC
SWITCHING	G CHARACTERISTICS				-		
t _{on}	Turn-On Time	$V_{DD} = 50 \text{ V}, I_D = 80 \text{ A}, V_C$	_{GS} = 10 V,	-	-	73	ns
t _{d(on)}	Turn-On Delay	$R_{GEN} = 6 \Omega$		-	31	50	ns
t _r	Rise Time			-	25	40	ns
t _{d(off)}	Turn-Off Delay	<u></u>		-	36	58	ns
t _f	Fall Time			-	9	18	ns
t _{off}	Turn-Off Time			-	-	59	ns
DRAIN-SO	URCE DIODE CHARACTERISTICS				-	•	
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V		_	-	1.25	V
		I _{SD} = 40 A, V _{GS} = 0 V		_	-	1.2	V
t _{rr}	Reverse-Recovery Time	I _F = 80 A, dI _{SD} /dt = 100 A	√μs, V _{DD} = 80 V	_	115	184	ns
Q _{rr}	Reverse-Recovery Charge			_	172	273	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS



400 CURRENT LIMITED V_{GS} = 10 V 350 BY PACKAGE ID, DRAIN CURRENT (A) 300 250 200 150 100 50 0 50 75 100 150 200 25 125 175 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)



1000 | If R = 0 | t_{AV} = (L)(I_{AS}) / (1.3 × RATED BV_{DSS} – V_{DD}) | t_{BV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | t_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS × R) / (1.3 × RATED BVDSS – VDD)+1] | T_{AV} = (L/R) in [(IAS

t_{AV}, TIME IN AVALANCHE (ms)

NOTE: Refer to ON Semiconductor Application Notes

AN-7514 and AN-7515

Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)

NORMALIZED




Figure 11. R_{DSON} vs. Gate Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage


ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDBL0200N100	FDBL0200N100	H-PSOF8L 11.68x9.80 (Pb-Free)	13"	24 mm	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.






H-PSOF8L 11.68x9.80 CASE 100CU ISSUE C


DATE 22 MAY 2023






LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRWID.



SCALE: 2X



BOTTOM VIEW

NOTES

- PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A.
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 CONTROLLING UNENSIONING MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
 COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- TERMINALS.
 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE
- DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS				
Diw	MIN.	NOM.	MAX.		
Α	2.20	2.30	2.40		
A1	1.70	1.80	1.90		
b	0.70	0.80	0.90		
b1	9.70	9.80	9.90		
b2	0.35	0.45	0.55		
С	0.40	0.50	0.60		
c1	0.10	_	_		
D	10.28	10.38	10.48		
D/2	5.09	5.19	5.29		
D1	10.98	11.08	11.18		
D2	3.20	3.30	3.40		
D3	2.60	2.70	2.80		
D4	4.45	4.55	4.65		
D5	3.20	3.30	3.40		
D6	0.55	0.65	0.75		
E	9.80	9.90	10.00		
E1	7.30	7.40	7.50		
E2	0.30	0.40	0.50		
E3	9.36	9 46	9.56		

DIM	MILLIMETERS			
Div	MIN.	NOM.	MAX.	
E4	8.20	8.30	8.40	
E5	7.40	7.50	7.60	
E6	1.10	1.20	1.30	
е		1.20 BSC	;	
e/2		0.60 BSC	;	
e1	3	3.40 BSC	;	
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1		7.15 BSC	;	
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	0°	_	12°	
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

GENERIC MARKING DIAGRAM*

AYWWZZ XXXXXXXX XXXXXXXXX

A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot CodeXXXX = Specific Device Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	H-PSOF8L 11.68x9.80		PAGE 1 OF 1

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales