SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

- Low r_{DS(on)} . . . 1 Ω Typ
- Output Short-Circuit Protection
- Avalanche Energy . . . 75 mJ
- Eight 350-mA DMOS Outputs
- 50-V Switching Capability
- Four Distinct Function Modes
- Low Power Consumption

description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of operating as eight addressable latches or an 8-line demultiplexer with active-low DMOS outputs. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit.

Four distinct modes of operation are selectable by controlling the clear (\overline{CLR}) and enable (\overline{G}) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch. enable \overline{G} should be held high (inactive) while the address lines are changing. In the 8-line demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs.

Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



NE PACKAGE (TOP VIEW)									
DRAIN2 DRAIN3 DRAIN3 S1 LGND PGND PGND GI	1 2 3 4 5 6 7 8	20 19 18 17 16 15 14 13	DRAIN1 DRAIN0 S0 V _{CC} PGND PGND CLR D						
DRAIN4	9 10	12 11	DRAIN7 DRAIN6						
-	W PAC (TOP V		Ξ						
DRAIN2 DRAIN3 S1 LGND PGND PGND PGND S2 G DRAIN4 DRAIN5	 1 2 3 4 5 6 7 8 9 10 11 12 	24 23 22 21 20 19 18 17 16 15 14 13	DRAIN1 DRAIN0 S0 V _{CC} PGND PGND PGND PGND CLR D DRAIN7 DRAIN6						

FUNCTION TABLE

	INPUTS			OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION		
				DRAIN	DRAIN			
	H L H H L L			L H	Q _{io} Q _{io}	Addressable Latch		
	Н	ннх		Q _{io}	Q _{io}	Memory		
	L L	L L	H L	L H	H H	8-Line Demultiplexer		
	L	Н	Х	Н	Н	Clear		

LATCH SELECTION TABLE

SELE		PUTS	DRAIN
S2	S 1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	н	3
н	L	L	4
н	L	Н	5
Н	Н	L	6
Н	Н	Н	7


Copyright © 1995, Texas Instruments Incorporated

SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

description (continued)

The TPIC6A259 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body, surface-mount (DW) package. The TPIC6A259 is characterized for operation over the operating case temperature range of -40° C to 125°C.


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995




logic diagram (positive logic)



SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

schematic of inputs and outputs



absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted) $\!\!\!\!^\dagger$

Logic supply voltage, V _{CC} (see Note 1) Logic input voltage range, V _I	
Power DMOS drain-to-source voltage, V _{DS} (see Note 2)	
Continuous source-to-drain diode anode current	
Pulsed source-to-drain diode anode current (see Note 3)	2 A
Pulsed drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$ (see Note 3)	1.1 A
Continuous drain current, each output, all outputs on, I_{D} , $T_{C} = 25^{\circ}C$	350 mA
Peak drain current single output, $T_C = 25^{\circ}C$ (see Note 3)	
Single-pulse avalanche energy, E _{AS} (see Figure 6)	75 mJ
Avalanche current, I _{AS} (see Note 4)	
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to LGND and PGND.

- 2. Each power DMOS source is internally connected to PGND.
 - 3. Pulse duration \leq 100 $\mu s,$ and duty cycle \leq 2%.
 - 4. DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25° C, L = 210 mH, and I_{AS} = 600 mA (see Figure 6).

DISSIPATION RATING TABLE

PACKAGE	$T_{C} \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1750 mW	14 mW/°C	350 mW
NE	2500 mW	20 mW/°C	500 mW



SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V _{CC}	4.5	5.5	V
High-level input voltage, VIH	0.85 V _{CC}	VCC	V
Low-level input voltage, VIL	0	0.15 V _{CC}	V
Pulsed drain output current, $T_C = 25^{\circ}C$, $V_{CC} = 5 V$ (see Notes 3 and 5)	-1.8	0.6	А
Setup time, D high before \overline{G} ,t _{SU} (see Figure 2)	10		ns
Hold time, D high before \overline{G} , t _h (see Figure 2)	5		ns
Pulse duration, t _W (see Figure 2)	15		ns
Operating case temperature, T _C	-40	125	°C

electrical characteristics, V_{CC} = 5 V, T_{C} = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 1 mA			50			V
V _{SD}	Source-to-drain diode forward voltage	IF = 350 mA,	See Note 3			0.8	1.1	V
IIH	High-level input current	$V_{I} = V_{CC}$					1	μΑ
۱ _{IL}	Low-level input current	$V_{I} = 0$					-1	μΑ
ICC	Logic supply current	IO = 0,	VI = VCC or (D		0.5	5	mA
IOK	Output current at which chopping starts	$T_{C} = 25^{\circ}C,$	See Note 5 a	nd Figures 3 and 4	0.6	0.8	1.1	А
I _(nom)	Nominal current	V _{DS(on)} = 0.5 V V _{CC} = 5 V,	, I _(nom) = I _D , See Notes 5,	T _C = 85°C, 6, and 7		350		mA
		V _{DS} = 40 V,	$T_C = 25^{\circ}C$			0.1	1	•
ID	Off-state drain current	V _{DS} = 40 V,	$T_{C} = 125^{\circ}C$			0.2	5	μA
	Static drain-to-source on-state	I _D = 350 mA,	$T_{C} = 25^{\circ}C$	See Notes 5 and 6		1	1.5	0
^r DS(on)	resistance	I _D = 350 mA,	T _C = 125°C	and Figures 9 and 10		1.7	2.5	Ω

switching characteristics, V_{CC} = 5 V, T_C = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time, high- to low-level output from D			30		ns
t _{PLH}	Propagation delay time, low- to high-level output from D	C _L = 30 pF, I _D = 350 mA,		125		ns
tr	Rise time, drain output	See Figures 1, 2, and 11		60		ns
t _f	Fall time, drain output			30		ns
ta	Reverse-recovery-current rise time	I _F = 350 mA, di/dt = 20 A/μs,		100		ns
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 5		300		ns

NOTES: 3. Pulse duration \leq 100 μs and duty cycle \leq 2%.

5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.


7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at $T_C = 85^{\circ}C$.

thermal resistance

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
	JC Thermal resistance, junction-to-case				10		
R _θ JC			All eight outputs with equal power		10	°C/W	
	The second second second second second second second	DW			50		
R _{θJA}	Thermal resistance, junction-to-ambient	NE	All eight outputs with equal power		50	°C/W	



SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS






Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \ \Omega$.
 - B. CL includes probe and jig capacitance.




SLIS004B – APRIL 1993 – REVISED SEPTEMBER 1995

OUTPUT CURRENT vs TIME FOR INCREASING LOAD RESISTANCE **REGION 1 CURRENT WAVEFORM** 1.5 lok 1.25 IOK I_O – Output Current I_O - Output Current - A (see Notes A 1 and B) 0.75 0.5 0 t₂ t₂ tı t_{1j} t۱i 0.25 $t_1 \approx 40 \ \mu s$ $t_2 \approx 2.5 \text{ ms}$ 0 Region 2 Region 1 Time Time First output current pulses after turn-on in chopping mode with resistive load.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Figure 3 illustrates the output current characteristics of the device energizing a load having initially low, increasing resistance, e.g., an incandescent lamp. In region 1, chopping occurs and the peak current is limited to I_{OK}. In region 2, output current is continuous. The same characteristics occur in reverse order when the device energizes a load having an initially high, decreasing resistance.
 B. Region 1 duty cycle is approximately 2%.

Figure 3. Chopping-Mode Characteristics





SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995




PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The V_{GG} amplitude and R_G are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.35 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.
 - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

C. I_{RM} = maximum recovery current

Figure 5. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



TEST CIRCUIT

[†]Non-JEDEC symbol for avalanche time.


NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$. B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 600$ mA.

Energy test level is defined as $E_{AS} = (I_{AS} \times V_{(BR)DSX} \times t_{av})/2 = 75 \text{ mJ}.$

Figure 6. Single-Pulse Avalanche Energy Test Circuit and Waveforms




SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SLIS004B – APRIL 1993 – REVISED SEPTEMBER 1995





THERMAL INFORMATION



The single-pulse curve represents measured data. The curves for various pulse durations are based on the following equation:

$$\begin{split} \mathsf{Z}_{\theta \mathsf{J}\mathsf{A}} \;\; = \;\; \left| \; \frac{\mathsf{t}_{\mathsf{w}}}{\mathsf{t}_{\mathsf{c}}} \; \right| \; \mathsf{R}_{\theta \mathsf{J}\mathsf{A}} \;\; + \;\; \left| \; \mathsf{1} - \frac{\mathsf{t}_{\mathsf{w}}}{\mathsf{t}_{\mathsf{c}}} \; \right| \; \mathsf{Z}_{\theta}(\mathsf{t}_{\mathsf{w}} + \mathsf{t}_{\mathsf{c}}) \\ \\ \; + \;\; \mathsf{Z}_{\theta}(\mathsf{t}_{\mathsf{w}}) \!\!- \!\! \mathsf{Z}_{\theta}(\mathsf{t}_{\mathsf{c}}) \end{split}$$

Where:

- $\mathsf{Z}_{\theta}(t_{w})$ = the single-pulse thermal impedance for t = t_{w} seconds
- $\mathsf{Z}_{\theta}(t_{c})$ = the single-pulse thermal impedance for t = t_{c} seconds
- $\begin{array}{l} {\sf Z}_{\theta}(t_{w}\,+\,t_{c})\,=\, the\,single-pulse\,thermal\,impedance\\ for\,t=\,t_{w}\,+\,t_{c}\,seconds \end{array}$




Figure 12





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC6A259DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6A259	Samples
TPIC6A259DWG4	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6A259	Samples
TPIC6A259DWRG4	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6A259	Samples
TPIC6A259NE	ACTIVE	PDIP	NE	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPIC6A259NE	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC6A259DWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC6A259DWRG4	SOIC	DW	24	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPIC6A259DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
TPIC6A259DWG4	DW	SOIC	24	25	506.98	12.7	4826	6.6
TPIC6A259NE	NE	PDIP	20	20	506	13.97	11230	4.32

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated