

## 74AC377, 74ACT377 Octal D-Type Flip-Flop with Clock Enable

### Features

- $I_{CC}$  reduced by 50%
- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Outputs source/sink 24mA
- See 273 for master reset version
- See 373 for transparent latch version
- See 374 for 3-STATE version
- ACT377 has TTL-compatible inputs

### General Description

The AC/ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\bar{CE}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

### Ordering Information


Order Number	Package Number	Package Description
74AC377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC377MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT377MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT377PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

 All packages are lead free per JEDEC: J-STD-020B standard.

FACT™ is a trademark of Fairchild Semiconductor Corporation.


### Connection Diagram




### Pin Descriptions

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CE	Clock Enable (Active LOW)
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs
CP	Clock Pulse Input

### Logic Symbols



IEEE/IEC



### Mode Select-Function Table

Operating Mode	Inputs			Outputs
	CP	CE	D <sub>n</sub>	
Load '1'	✓	L	H	H
Load '0'	✓	L	L	L
Hold (Do Nothing)	✓	H	X	No Change
	X	H	X	No Change


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Clock Transition

### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
$V_{CC}$	Supply Voltage	-0.5V to +7.0V
$I_{IK}$	DC Input Diode Current $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$	-20mA +20mA
$V_I$	DC Input Voltage	-0.5V to $V_{CC} + 0.5V$
$I_{OK}$	DC Output Diode Current $V_O = -0.5V$ $V_O = V_{CC} + 0.5V$	-20mA +20mA
$V_O$	DC Output Voltage	-0.5V to $V_{CC} + 0.5V$
$I_O$	DC Output Source or Sink Current	$\pm 50mA$
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current per Output Pin	$\pm 50mA$
$T_{STG}$	Storage Temperature	-65°C to +150°C
$T_J$	Junction Temperature	140°C

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
$V_{CC}$	Supply Voltage AC ACT	2.0V to 6.0V 4.5V to 5.5V
$V_I$	Input Voltage	0V to $V_{CC}$
$V_O$	Output Voltage	0V to $V_{CC}$
$T_A$	Operating Temperature	-40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate, AC Devices: $V_{IN}$ from 30% to 70% of $V_{CC}$ , $V_{CC}$ @ 3.3V, 4.5V, 5.5V	125mV/ns
$\Delta V / \Delta t$	Minimum Input Edge Rate, ACT Devices: $V_{IN}$ from 0.8V to 2.0V, $V_{CC}$ @ 4.5V, 5.5V	125mV/ns

## DC Electrical Characteristics for AC

Symbol	Parameter	$V_{CC}$ (V)	Conditions	$T_A = +25^\circ C$		Guaranteed Limits	Units
				Typ.	$T_A = -40^\circ C \text{ to } +85^\circ C$		
$V_{IH}$	Minimum HIGH Level Input Voltage	3.0	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	1.5	2.1	2.1	V
		4.5		2.25	3.15	3.15	
		5.5		2.75	3.85	3.85	
$V_{IL}$	Maximum LOW Level Input Voltage	3.0	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	1.5	0.9	0.9	V
		4.5		2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
$V_{OH}$	Minimum HIGH Level Output Voltage	3.0	$I_{OUT} = -50\mu A$	2.99	2.9	2.9	V
		4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH}$ , $I_{OH} = -12mA$		2.56	2.46	
		4.5			3.86	3.76	
		5.5			4.86	4.76	
$V_{OL}$	Maximum LOW Level Output Voltage	3.0	$I_{OUT} = 50\mu A$	0.002	0.1	0.1	V
		4.5		0.001	0.1	0.1	
		5.5		0.001	0.1	0.1	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH}$ , $I_{OL} = 12mA$		0.36	0.44	
		4.5			0.36	0.44	
		5.5			0.36	0.44	
$I_{IN}^{(3)}$	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		$\pm 0.1$	$\pm 1.0$	$\mu A$
$I_{OLD}$	Minimum Dynamic Output Current <sup>(2)</sup>	5.5	$V_{OLD} = 1.65V$ Max.			75	$mA$
$I_{OHD}$			$V_{OHD} = 3.85V$ Min.			-75	$mA$
$I_{CC}^{(3)}$	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC} \text{ or } GND$		4.0	40.0	$\mu A$

## Notes:

1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0ms, one output loaded at a time.
3.  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .

## DC Electrical Characteristics for ACT

Symbol	Parameter	$V_{CC}$ (V)	Conditions	$T_A = +25^\circ C$		$T_A = -40^\circ C \text{ to } +85^\circ C$		Units
				Typ.	Guaranteed Limits			
$V_{IH}$	Minimum HIGH Level Input Voltage	4.5	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$	1.5	2.0	2.0	2.0	V
		5.5		1.5	2.0	2.0	2.0	
$V_{IL}$	Maximum LOW Level Input Voltage	4.5	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$	1.5	0.8	0.8	0.8	V
		5.5		1.5	0.8	0.8	0.8	
$V_{OH}$	Minimum HIGH Level Output Voltage	4.5	$I_{OUT} = -50\mu A$	4.49	4.4	4.4	4.4	V
		5.5		5.49	5.4	5.4	5.4	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH}, I_{OH} = -24mA$		3.86	3.76	3.76	
		5.5			4.86	4.76	4.76	
$V_{OL}$	Maximum LOW Level Output Voltage	4.5	$I_{OUT} = 50\mu A$	0.001	0.1	0.1	0.1	V
		5.5		0.001	0.1	0.1	0.1	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH}, I_{OL} = 24mA$		0.36	0.44	0.44	
		5.5			0.36	0.44	0.44	
$I_{IN}$	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
$I_{CCT}$	Maximum $I_{CC}$ /Input	5.5	$V_I = V_{CC} - 2.1V$	0.6		1.5	1.5	$mA$
$I_{OLD}$	Minimum Dynamic Output Current <sup>(5)</sup>	5.5	$V_{OLD} = 1.65V$ Max.			75	75	$mA$
$I_{OHD}$			$V_{OHD} = 3.85V$ Min.			-75	-75	$mA$
$I_{CC}$	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC} \text{ or } GND$		4.0	40.0	40.0	$\mu A$

### Notes:

4. All outputs loaded; thresholds on input associated with output under test.
5. Maximum test duration 2.0ms, one output loaded at a time.

### AC Electrical Characteristics for AC

Symbol	Parameter	$V_{CC}$ (V) <sup>(6)</sup>	$T_A = +25^\circ C$			$T_A = -40^\circ C \text{ to } +85^\circ C$		Units
			Min.	Typ.	Max.	Min.	Max.	
$f_{MAX}$	Maximum Clock Frequency	3.3	90	125		75		MHz
		5.0	140	175		125		
$t_{PLH}$	Propagation Delay, CP to $Q_n$	3.3	3.0	8.0	13.0	1.5	14.0	ns
		5.0	2.0	6.0	9.0	1.5	10.0	
$t_{PHL}$	Propagation Delay, CP to $Q_n$	3.3	3.5	8.5	13.0	2.0	14.5	ns
		5.0	2.5	6.5	10.0	1.5	11.0	

**Note:**

6. Voltage range 3.3 is  $3.3V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$

### AC Operating Requirements for AC

Symbol	Parameter	$V_{CC}$ (V) <sup>(7)</sup>	$T_A = +25^\circ C, C_L = 50\text{pF}$		$T_A = -40^\circ C \text{ to } +85^\circ C, C_L = 50\text{pF}$		Units
			Typ.	Guaranteed Minimum			
$t_S$	Setup Time, HIGH or LOW, $D_n$ to CP	3.3	3.5	5.5	6.0		ns
		5.0	2.5	4.0	4.5		
$t_H$	Hold Time, HIGH or LOW, $D_n$ to CP	3.3	-2.0	0	0		ns
		5.0	-1.0	1.0	1.0		
$t_S$	Setup Time, HIGH or LOW, $\overline{CE}$ to CP	3.3	4.0	6.0	7.5		ns
		5.0	2.5	4.0	4.5		
$t_H$	Hold Time, HIGH or LOW, $\overline{CE}$ to CP	3.3	-3.5	0	0		ns
		5.0	-2.0	1.0	1.0		
$t_W$	CP Pulse Width, HIGH or LOW	3.3	3.5	5.5	6.0		ns
		5.0	2.5	4.0	4.5		

**Note:**

7. Voltage range 3.3 is  $3.0V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$

### AC Electrical Characteristics for ACT

Symbol	Parameter	$V_{CC}$ (V) <sup>(8)</sup>	$T_A = +25^\circ C, C_L = 50\text{pF}$			$T_A = -40^\circ C \text{ to } +85^\circ C, C_L = 50\text{pF}$		Units
			Min.	Typ.	Max.	Min.	Max.	
$f_{MAX}$	Maximum Clock Frequency	5.0	140	175		125		MHz
$t_{PLH}$	Propagation Delay, CP to $Q_n$	5.0	3.0	6.5	9.0	2.5	10.0	ns
$t_{PHL}$	Propagation Delay, CP to $Q_n$	5.0	3.5	7.0	10.0	2.5	11.0	ns

**Note:**

8. Voltage Range 5.0 is  $5.0\text{V} \pm 0.5\text{V}$

### AC Operating Requirements for ACT

Symbol	Parameter	$V_{CC}$ (V) <sup>(9)</sup>	$T_A = +25^\circ C, C_L = 50\text{pF}$		$T_A = -40^\circ C \text{ to } +85^\circ C, C_L = 50\text{pF}$		Units
			Typ.	Guaranteed Minimum			
$t_S$	Setup Time, HIGH or LOW, $D_n$ to CP	5.0	2.5	4.5	5.5		ns
$t_H$	Hold Time, HIGH or LOW, $D_n$ to CP	5.0	-1.0	1.0	1.0		ns
$t_S$	Setup Time, HIGH or LOW, $\overline{CE}$ to CP	5.0	2.5	4.5	5.5		ns
$t_H$	Hold Time, HIGH or LOW, $\overline{CE}$ to CP	5.0	-1.0	1.0	1.0		ns
$t_W$	CP Pulse Width, HIGH or LOW	5.0	2.0	4.0	4.5		ns

**Note:**

9. Voltage Range 5.0 is  $5.0\text{V} \pm 0.5\text{V}$

### Capacitance

Symbol	Parameter	Conditions	Typ.	Units
$C_{IN}$	Input Capacitance	$V_{CC} = \text{OPEN}$	4.5	pF
$C_{PD}$	Power Dissipation Capacitance	$V_{CC} = 5.0\text{V}$	90.0	pF

## Physical Dimensions




Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions** (Continued)





Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions (Continued)**




**Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions (Continued)**



**Figure 4. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx®  
Build it Now™  
CorePLUS™  
CROSSVOLT™  
CTL™  
Current Transfer Logic™  
EcoSPARK®  
EZSWITCH™ \*


Fairchild®  
Fairchild Semiconductor®  
FACT Quiet Series™  
FACT®  
FAST®  
FastvCore™  
FlashWriter® \*

FPS™  
FRFET®  
Global Power Resource™  
Green FPS™  
Green FPS™ e-Series™  
GTO™  
i-Lo™  
IntelliMAX™  
ISOPLANAR™  
MegaBuck™  
MICROCOUPLER™  
MicroFET™  
MicroPak™  
MillerDrive™  
Motion-SPM™  
OPTOLOGIC®  
OPTOPLANAR®



PDP-SPM™  
Power220®  
Power247®  
POWEREDGE®  
Power-SPM™  
PowerTrench®  
Programmable Active Droop™  
QFET®  
QS™  
QT Optoelectronics™  
Quiet Series™  
RapidConfigure™  
SMART START™  
SPM®  
STEALTH™  
SuperFET™  
SuperSOT™-3  
SuperSOT™-6  
SuperSOT™-8

SyncFET™  
SYSTEM®  
The Power Franchise®  
the power franchise  
TinyBoost™  
TinyBuck™  
TinyLogic®  
TINYOPTO™  
TinyPower™  
TinyPWM™  
TinyWire™  
SerDes™  
UHC®  
Ultra FRFET™  
UniFET™  
VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

##### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to