

IBM PowerPC 750CL Microprocessor Revision Level DD2.x

**Datasheet** 

**Version 2.6** 

October 16, 2009



© Copyright International Business Machines Corporation 2005, 2009

All Rights Reserved Printed in the United States of America October 2009

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corporation in the United States, other countries, or both. If these and other IBM trademarked terms are marked on their first occurrence in this information with a trademark symbol (® or ™), these symbols indicate U.S. registered or common law trademarks owned by IBM at the time this information was published. Such trademarks may also be registered or common law trademarks in other countries. A current list of IBM trademarks is available on the Web at "Copyright and trademark information" at [www.ibm.com/legal/copytrade.shtml.](http://www.ibm.com/legal/copytrade.shtml)

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

Some of the information provided herein pertains to third party vendors and their products and services. You are directed to contact such vendors with all questions pertaining to their respective products or services, as well as any requests for product or service updates. You are solely responsible for the selection of any vendors, including their products and services. The vendors identified herein are not agents or representatives of IBM and are not authorized to make commitments, warranties or representations on behalf of IBM. IBM makes no commitments, warranties or representations with regard to the vendors, their respective product or services, or the compatibility of such products or services with any of IBM's product or services.

The information contained in this document is provided on an "AS IS" basis and no warranties of any kind, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, are provided. In no event will IBM be liable to you or to any third parties for any damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at **[ibm.com](http://www.ibm.com)**® The IBM semiconductor solutions home page can be found at **[ibm.com](http://www.ibm.com/chips)**/chips

Version 2.6 October 16, 2009



# **Contents**









# <span id="page-4-0"></span>**List of Figures**







# <span id="page-6-0"></span>**List of Tables**







# <span id="page-8-7"></span><span id="page-8-0"></span>**1. General Information**

The IBM<sup>®</sup> PowerPC<sup>®</sup> 750™CL RISC microprocessor is a 32-bit implementation of the IBM PowerPC family. This document contains pertinent physical and electrical characteristics of the IBM PowerPC 750CL RISC Microprocessor revision DD2.X single chip module (SCM). The PowerPC 750CL Microprocessor is also referred to as the 750CL throughout this document.

### <span id="page-8-8"></span><span id="page-8-5"></span><span id="page-8-1"></span>**1.1 Features**

This section summarizes the features of the 750CL implementation of the PowerPC Architecture™. Major features of the 750CL include the following:

- <span id="page-8-2"></span>• Branch processing unit
	- Fetches four instructions per clock
	- Processes one branch per cycle and can resolve two speculations
	- Executes single speculative stream during fetch of another speculative stream
	- Has a 512-entry branch history table (BHT) for dynamic prediction
- <span id="page-8-4"></span>• Dispatch unit
	- Has full hardware detection of dependencies, which are resolved in the execution units
	- Dispatches two instructions to six independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, or floating-point)
	- Has serialization control (predispatch, postdispatch, execution, serialization)
- <span id="page-8-3"></span>• Decode
	- Register file access
	- Forwarding control
	- Partial instruction decode
- <span id="page-8-6"></span>• Load/store unit
	- Has single-cycle load or store cache access (byte, halfword, word, doubleword)
	- Has effective address generation
	- Allows hits under misses (one outstanding miss)
	- Has single-cycle misaligned access within a doubleword boundary
	- Has alignment, zero padding, sign extend for integer register file
	- Converts floating-point internal format (using alignment and normalization)
	- Sequences for load/store multiples and string operations
	- Has store gathering
	- Has cache and translation lookaside buffer (TLB) instructions
	- Supports big-endian and little-endian byte addressing
	- Supports misaligned little-endian in hardware



- <span id="page-9-0"></span>• Fixed-point units
	- Fixed-point unit 1 (FXU1): multiply, divide, shift, rotate, arithmetic, logical
	- Fixed-point unit 2 (FXU2): shift, rotate, arithmetic, logical
	- Single-cycle arithmetic, shift, rotate, logical
	- Multiply and divide support (multi-cycle)
	- Early out multiply
- <span id="page-9-1"></span>• Floating-point unit
	- Support for IEEE-754 standard single-precision and double-precision floating-point arithmetic
	- 3-cycle latency, 1-cycle throughput, single-precision multiply-add
	- 3-cycle latency, 1-cycle throughput, double-precision add
	- 4-cycle latency, 2-cycle throughput, double-precision multiply-add
	- Hardware support for divide
	- Hardware support for denormalized numbers
	- Time deterministic non-IEEE mode
- <span id="page-9-5"></span>• System unit
	- Executes Condition Register (CR) logical instructions and miscellaneous system instructions
	- Has special register transfer instructions
- <span id="page-9-2"></span>• Level 1 (L1) cache structure
	- 32 KB, 32-byte line, 8-way set-associative instruction cache
	- 32 KB, 32-byte line, 8-way set-associative data cache
	- Single-cycle cache access
	- Pseudo least-recently-used (PLRU) replacement
	- Copy-back or write-through data cache (on a page-per-page basis)
	- Supports PowerPC memory coherency modes
	- Nonblocking instruction and data cache (supports hits under one outstanding miss)
	- No snooping of instruction cache
- <span id="page-9-4"></span>• Memory management unit
	- 128 entry, 2-way set-associative instruction TLB
	- 128 entry, 2-way set-associative data TLB
	- Hardware reload for TLBs
	- Eight instruction block address translation (BAT) arrays and eight data BATs
	- Virtual memory support for up to 4 petabytes  $(2^{52})$  of virtual memory
	- Real memory support for up to 4 gigabytes  $(2^{32})$  of physical memory
- <span id="page-9-3"></span>• Level 2 (L2) cache
	- 256 KB, 64-byte line, 2-way set-associative on-chip cache memory
	- Internal L2 cache controller with 2 K-entry tag array
	- Copy-back or write-through data cache (on a page basis, or for all L2)



- 64-byte cache line organized as two 32-byte sectors
- L2 frequency at core speed
- Selectable 32-byte, 64-byte, or 128-byte L2 cache loads
- <span id="page-10-2"></span>• Error correction code (ECC) protection on cache array
- Bus interface
	- Compatible with the 60x processor interface
	- Has a 32-bit address bus
	- Has a 64-bit data bus (also supports 32-bit data bus mode)
	- Supports bus-to-core frequency multipliers of 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 8.5x, 9x, 9.5x, and 10x
	- Bus transaction pipeline depth of 2, 3, or 4 transactions (selectable)
- <span id="page-10-4"></span>• Testability
	- Level sensitive scan design (LSSD)
	- JTAG interface

## <span id="page-10-3"></span><span id="page-10-0"></span>**1.2 Processor Version Register**

The 750CL has the following Processor Version Register (PVR) values for the respective design revision levels.

<span id="page-10-5"></span><span id="page-10-1"></span>





### <span id="page-11-4"></span><span id="page-11-0"></span>**1.3 Part Number Information**

<span id="page-11-3"></span>

## <span id="page-11-5"></span><span id="page-11-2"></span><span id="page-11-1"></span>**1.4 Reliability Information**

The 750CL parts described in this datasheet with a "3" in the reliability grade field of the part number (see [Section 1.3 Part Number Information](#page-11-0)) are known as grade 3 parts. Grade 3 parts for PowerPC 750 family processors have the following features:



- An average failure rate (AFR) target of 100 failures in time (FIT) over a lifetime of 40 K POH
- An early failure rate (EFR) of 250 FIT during the first 8700 POH

FIT rates are averages and are computed to 70% confidence. For more information, see the latest IBM Burlington Quality Monitor Report available on IBM CustomerConnect.

[Figure 1-1](#page-12-1) shows the calculated target AFR of the 750CL parts. The FIT rates in Figure 1-1 are defined as a set of average use conditions that include the average junction temperature  $(\mathsf{T}_{\mathsf{J}})$ , the average processor core voltage ( $V_{DD}$ ), and the average core frequency ( $F_{CORE}$ ) of the processor.

Each processor is assumed to be operating with an average  $V_{DD}$  equal to the nominal  $V_{DD}$  for the part, as shown in [Section 1.3, Part Number Information,](#page-11-0) on page 12.

**Note:** The calculated FIT rate curves in [Figure 1-1](#page-12-1) are included for reference only. These curves are based on the known characteristics of this technology; they are not guaranteed to accurately reflect the performance of every population of 750CL parts.

<span id="page-12-1"></span>



### <span id="page-12-2"></span><span id="page-12-0"></span>**1.4.1 Package Reliability**

The lifetime of the 750CL can be reduced if it is exposed to an extreme number and severity of temperature cycles.



The 750CL FCPBGA module features a silicon die that is connected to a plastic laminate substrate by a number of solder balls. The thermal coefficient of expansion (CTE) of the silicon and the plastic are unequal, which creates mechanical stress on the interconnect as the temperature changes. In normal operation, large temperature changes are usually the result of turning the power on and off (on/off cycles). Smaller temperature changes (mini-cycles) are caused by a number of factors, including the change of the 750CL from nap or sleep mode to full-on operation. Mini-cycles cause smaller temperature changes so are less stressful than on/off cycles, but both must be considered when assessing the package reliability in a specific application.

Figure 1-2 [on page 15](#page-14-0), Figure 1-3 [on page 16](#page-15-0), [Figure 1-4](#page-16-0) on page 17, and Figure 1-5 [on page 18](#page-17-0) show the maximum number of on/off cycles and mini-cycles that can occur over the life of the 750CL without reducing the lifetime of the part. These limits are more than adequate for most applications. If a particular application falls outside the stated limits, the designer should review the expected application conditions to see if realistic values are being used. Often, minor tweaking and trade-offs can be made in order to bring the application into compliance. Contact your IBM PowerPC field applications engineer or ppcsupp@us.ibm.com for information or assistance.

To use the figures to verify that the expected on/off cycles and mini-cycles do not reduce the reliability of the 750CL:

- 1. Choose the expected amplitude of the mini-cycles for the target system. Use [Figure 1-2](#page-14-0) for 20°C minicycles, [Figure 1-3](#page-15-0) for 30°C mini-cycles, [Figure 1-4](#page-16-0) for 40°C mini-cycles, and [Figure 1-5](#page-17-0) for 50°C minicycles.
- 2. Choose the curve that represents the amplitude of the on/off temperature cycles in the target system. The graphs assume that the low point of the temperature cycle (T $_{\rm J}$ [low]) is 20°C. The high point of the temperature cycle (T $_{\rm J}$ [high]) is labeled for each curve (as 60°C, 70°C, 80°C, 90°C, or 100°C).
- 3. The envelope of acceptable temperature cycles is defined as the area below the appropriate curve.

For example, suppose the target system is expected to experience mini-cycles of 20° amplitude, and on/off cycles that vary T<sub>J</sub> from 90°C down to 20°C and back. See *[Figure 1-2](#page-14-0)* for 20°C mini-cycles. Any combination of on/off cycles and mini-cycles that is on or below the 90° curve will not reduce the reliability of the part:

- 9000 on/off cycles and 1000 mini-cycles
- 8000 on/off cycles and more than 10,000 mini-cycles
- 7000 on/off cycles and approximately 30,000 mini-cycles
- 4000 on/off cycles and approximately 70,000 mini-cycles

There is some overlap in the graphs. For example, a power cycle could cycle the temperature from 20°C to 70°C, which is a 50°C cycle. In this case, these cycles can be considered either on/off cycles or mini-cycles, whichever is more favorable.

**Note:** The graphs in [Figure 1-2](#page-14-0) through [Figure 1-5](#page-17-0) were generated using the following assumptions, and are not valid under other conditions:

- $T_{\textrm{J}}$  (high) is 100°C or less.
- The maximum junction temperature that the part will experience is  $T_J$ (high) + 20°C, not to exceed 105°C. The part will experience this maximum junction temperature for no more than 10% of its lifetime.
- Mini-cycles vary T<sub>J</sub> from T(high) down to a lower temperature and back. For example, in *[Figure 1-2](#page-14-0)*, the lower temperature is T(high) - 20°C.
- T(high) and the amplitude of the mini-cycles represent the median expected values.



- At least 90% of the on/off cycles will vary T<sub>J</sub> from no higher than T<sub>J</sub>(high) down to 20°C, and no more than 10% of the on/off cycles will vary from  $T_J$ (high) + 20°C down to 20°C. Note that operating the 750CL with  ${\mathsf T}_{\mathsf J}$  over 105°C is not allowed.
- On/off cycles and mini-cycles are assumed to be approximately evenly spread over the life of the processor.

**Note:** The graphs are approximate. Prudent engineering margins should be used in all calculations.

<span id="page-14-0"></span>







<span id="page-15-0"></span>Figure 1-3. Supported Temperature Cycles, Mini-Cycle Amplitude =  $30^{\circ}$ C





<span id="page-16-0"></span>Figure 1-4. Supported Temperature Cycles, Mini-Cycle Amplitude = 40°C





<span id="page-17-0"></span>



# <span id="page-18-4"></span><span id="page-18-0"></span>**2. Overview**

The IBM PowerPC 750CL RISC Microprocessor, also called the 750CL, is targeted for high-performance, low-power systems using a 60x bus. The 750CL also includes an internal 256 KB L2 cache with an on-board error correction code (ECC) algorithm.

## <span id="page-18-5"></span><span id="page-18-3"></span><span id="page-18-1"></span>**2.1 Block Diagram**

<span id="page-18-2"></span>





## <span id="page-19-2"></span><span id="page-19-0"></span>**2.2 General Parameters**

### <span id="page-19-3"></span><span id="page-19-1"></span>Table 2-2. 750CL General Parameters





# <span id="page-20-11"></span><span id="page-20-10"></span><span id="page-20-0"></span>**3. Electrical and Thermal Characteristics**

This section provides AC and DC electrical specifications and thermal characteristics for the 750CL.

The 750CL provides  $V_{DD}$  voltage sense pins  $KV_{DD}$  and KGND. All measurements of  $V_{DD}$  are to be made using these pins.

## <span id="page-20-9"></span><span id="page-20-1"></span>**3.1 DC Electrical Characteristics**

The tables in this section describe the DC electrical characteristics for the 750CL.

<span id="page-20-12"></span><span id="page-20-8"></span><span id="page-20-2"></span>Table 3-1. Absolute Maximum Ratings

Characteristic	Symbol	1.15 V	1.8V	Units	<b>Notes</b>
Core supply voltage	V <sub>DD</sub>	$-0.3$ to 1.4	$-0.3$ to 1.4		3, 4, 7
Phase-locked loop (PLL) supply voltage	AV <sub>DD</sub>	$-0.3$ to 1.4	$-0.3$ to 1.4		3, 4, 5
60x bus supply voltage	OV <sub>DD</sub>	$-0.3$ to 1.4	$-0.3$ to 2.0		3, 4
Input voltage	$V_{\text{IN}}$	$-0.3$ to 1.4	$-0.3$ to 2.0		2
Storage temperature range	$\mathsf{T}_{\text{STG}}$	JEDEC J-STD-033		°C	

**Notes:** 

1. Functional and tested operating conditions are given in [Section 3-2, Recommended Operating Conditions,](#page-21-0) on page 22. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed above may affect device reliability or cause permanent damage to the device.

<span id="page-20-6"></span>2. **Caution**: Transient V<sub>IN</sub> overshoots of up to OV<sub>DD</sub> + 0.8 V, with a maximum of 2.6 V for 1.8 V operation, and undershoots down to  $GND - 0.8$  V, are allowed for up to 5 ns.

<span id="page-20-3"></span>3. **Caution**: OV<sub>DD</sub> must not exceed V<sub>DD</sub> or AV<sub>DD</sub> by more than 1.8 V continuously. OV<sub>DD</sub> may exceed V<sub>DD</sub> or AV<sub>DD</sub> by up to 2.0 V for up to 20 ms during power-on or power-off.  $\text{OV}_{\text{DD}}$  must not exceed  $\text{V}_{\text{DD}}$  or AV<sub>DD</sub> by more than 2.0 V for any amount of time.

<span id="page-20-4"></span>4. **Caution**: V<sub>DD</sub> and AV<sub>DD</sub> must not exceed OV<sub>DD</sub> by more than 1.0 V continuously. V<sub>DD</sub> and AV<sub>DD</sub> may exceed OV<sub>DD</sub> by up to 1.4 V for up to 20 ms during power-on or power-off. V<sub>DD</sub> and AV<sub>DD</sub> must not exceed OV<sub>DD</sub> by more than 1.4 V for any amount of time.

<span id="page-20-5"></span>5. **Caution**:  $AV_{DD}$  must not exceed  $V_{DD}$  by more than 0.5 V at any time.

6. Electrostatic discharge (ESD) ratings:

M = 200 V EIA/JEDEC Standard JESD22-A115-A

- CDM = 800 V JEDEC TM C101B.01
- HBM = 1000 V EIA/JEDEC Standard JESD22-A114-C
- <span id="page-20-7"></span>7.  $V_{DD}$  values are to be measured from  $KV_{DD}$  to KGND.



<span id="page-21-6"></span><span id="page-21-5"></span><span id="page-21-0"></span>



**Notes:** 

<span id="page-21-2"></span>1. See *[Section 5.3, PLL Power Supply Filtering,](#page-44-0)* on page 45 for AV<sub>DD</sub> noise filtering requirements.

<span id="page-21-4"></span><span id="page-21-3"></span>2. The core supply voltage (V<sub>DD</sub>) and PLL supply voltage (AV<sub>DD</sub>) are specified by the part number. See *Section 1.3, Part Number* Information, [on page 12](#page-11-0) for the recommended operating  $V_{DD}$  range for each part number.

<span id="page-21-1"></span>



Note: θ<sub>JC</sub> is the internal resistance from the junction to the top surface of the package. A heatsink is generally required to ensure that the die junction temperature is maintained within the limits defined in [Table 3-2, Recommended Operating Conditions,](#page-21-0) on page 22. **Note:** Thermal resistance values are based on modeling only.



### <span id="page-22-2"></span><span id="page-22-1"></span><span id="page-22-0"></span>Table 3-4. DC Electrical Specifications

See Table 3-2 [on page](#page-21-0) 22 for recommended operating conditions.



1. Capacitance values are guaranteed by design and characterization and are not tested.



### <span id="page-23-8"></span><span id="page-23-7"></span><span id="page-23-1"></span>Table 3-5. Power Consumption

See Table 3-2 [on page](#page-21-0) 22 for recommended operating conditions.



**Notes:** 

<span id="page-23-2"></span>1. These values apply for all valid 60x buses. The values do not include I/O supply power ( $O V_{DD}$ ) or PLL supply power ( $A V_{DD}$ ). OV<sub>DD</sub> power is system dependent, but is typically less than 2% of  $V_{DD}$  power.

<span id="page-23-3"></span>2. For each part number, maximum power is measured at nominal V<sub>DD</sub> and at the indicated T<sub>J</sub> and frequency, using parts with worstcase process parameters and running RC5-72. RC5-72 runs hotter than typical production code, but it is possible to design code that runs even hotter than RC5-72.

<span id="page-23-4"></span>3. Previous IBM PowerPC processors specified the power dissipation of the processor without regard to the part number. In contrast, the 750CL power dissipation specification is specific to a particular part number. Each power specification is specific to four conditions: processor part number, processor actual operating frequency, processor actual junction temperature, and processor actual V<sub>DD</sub>.

<span id="page-23-6"></span><span id="page-23-5"></span>4.  $V_{DD}$  values are to be measured from  $KV_{DD}$  to KGND.

## <span id="page-23-0"></span>**3.2 AC Electrical Characteristics**

This section provides the AC electrical characteristics for the 750CL. After fabrication, parts are sorted by maximum processor core frequency as shown in [Section 3.3, Clock Specifications,](#page-24-0) on page 25 and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL configuration (PLL\_CFG[0:4]) signals.



## <span id="page-24-6"></span><span id="page-24-0"></span>**3.3 Clock Specifications**

[Table 3-6](#page-24-1) provides the clock AC timing specifications as defined in Figure 3-1 [on page 26.](#page-25-2)

### <span id="page-24-7"></span><span id="page-24-5"></span><span id="page-24-1"></span>Table 3-6. Clock AC Timing Specifications

See Table 3-2 [on page](#page-21-0) 22 for recommended operating conditions.<sup>1, 3, 5</sup>



**Notes:** 

- 1. **Caution:** The SYSCLK frequency and the PLL\_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0:4] signal description in [Table 5-1, 750CL Microprocessor PLL Configuration,](#page-43-3) on page 44 for valid PLL\_CFG[0:4] settings.
- 2. The slew rate for the single-ended SYSCLK inputs is measured from 0.4 to 0.75 V.
- 3. Timing is guaranteed by design and characterization, and is not tested.
- 4. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock after a stable V<sub>DD</sub> and SYSCLK are reached during the power-on reset sequence. Also note that hard reset (HRESET) must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
- 5. Midpoint voltage (V<sub>M</sub>) for SYSCLK and SYSCLK is V<sub>DD</sub>/2. The SYSCLK and SYSCLK input voltage range depends on OV<sub>DD</sub>, but  $V_M$  is a function of  $V_{DD}$ .
- <span id="page-24-2"></span>6. This is the maximum deviation from nominal in the timing of the rising edge of SYSCLK over the indicated number of cycles.
- <span id="page-24-3"></span>7. The slew rate for SYSCLK and SYSCLK is measured between the 10% and 90% points of each clock input.
- <span id="page-24-4"></span>8. Long term jitter is given as a percentage of the input clock period occurring over a 10 μs interval.



### <span id="page-25-5"></span><span id="page-25-2"></span>Figure 3-1. SYSCLK Input Timing Diagram



## <span id="page-25-3"></span><span id="page-25-0"></span>**3.4 Spread Spectrum Clock Generator**

### <span id="page-25-4"></span><span id="page-25-1"></span>**3.4.1 Design Considerations**

When designing with the spread spectrum clock generator (SSCG), there are a number of design issues that must be taken into account.

SSCG creates a controlled amount of long-term jitter. For a receiving PLL in the 750CL to operate in this environment, it must be able to accurately track the SSCG clock jitter.

The accuracy to which the 750CL PLL can track the SSCG clock is referred to as tracking skew. When performing system timing analysis, the tracking skew must be added or subtracted to the I/O timing specifications because the tracking skew appears as a static phase error between the internal PLL and the SSCG clock.

To minimize the impact on I/O timings, the following SSCG configuration is recommended:

- Down spread mode, less than or equal to 1% of the maximum frequency
- A modulation frequency of 32 kHz or less
- Linear sweep modulation or "Hershey's Kiss" (as in a Lexmark<sup>1</sup> profile) modulation profile as shown in Figure 3-2 [on page 27](#page-26-1)

In this configuration, the tracking skew is less than 100 ps.

<sup>1.</sup> See patent 5,631,920.



<span id="page-26-4"></span><span id="page-26-1"></span>Figure 3-2. Linear Sweep Modulation Profile



## <span id="page-26-3"></span><span id="page-26-0"></span>**3.5 60x Bus Input AC Specifications**

[Table 3-7](#page-26-2) provides the 60x bus AC timing specifications defined in [Figure 3-4](#page-28-1) and Figure 3-5 [on page 30](#page-29-1).

<span id="page-26-5"></span><span id="page-26-2"></span>Table 3-7. 60x Bus Input AC Timing Specifications See Table 3-2 [on page](#page-21-0) 22 for operating conditions.<sup>1, 4, 5</sup>



**Notes:** 

1. Input specifications are measured from the midpoint voltage ( $V_M$ ) of the signal in question to the  $V_M$  of the rising edge of the input SYSCLK. Timings are measured at the pin (see Figure 3-4 [on page 29\)](#page-28-1). Timing values apply while  $OV_{DD} = 1.5 V$  nominal and  $OV<sub>DD</sub> = 1.8 V$  nominal.

2. t<sub>SYSCLK</sub> is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.

3. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time during the power-on reset sequence.

4. All values are guaranteed by design, and are not tested.

5. See Section 3.5.1 [on page 28](#page-27-0) and Figure 3-3 [on page 29](#page-28-0) for input setup timing definitions.

6. Input reference signal levels used to establish the timings defined in this table.

7. Input slew rate refers to the slew rate between  $V_{\text{IH-AC}}$  and  $V_{\text{IL-AC}}$  timing reference levels.

8. INT, SMI, MCP, and CHKSTP\_IN must remain asserted until recognized by the processor.



#### Table 3-7. 60x Bus Input AC Timing Specifications See Table 3-2 on page 22 for operating conditions.<sup>1, 4, 5</sup>



**Notes:** 

- 1. Input specifications are measured from the midpoint voltage  $(V_M)$  of the signal in question to the  $V_M$  of the rising edge of the input SYSCLK. Timings are measured at the pin (see Figure 3-4 on page 29). Timing values apply while  $OV_{DD} = 1.5 V$  nominal and  $OV<sub>DD</sub> = 1.8 V$  nominal.
- 2.  $t_{\text{SYSCLK}}$  is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
- 3. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time during the power-on reset sequence.
- 4. All values are guaranteed by design, and are not tested.
- 5. See Section 3.5.1 on page 28 and Figure 3-3 on page 29 for input setup timing definitions.
- 6. Input reference signal levels used to establish the timings defined in this table.
- 7. Input slew rate refers to the slew rate between  $V_{H-AC}$  and  $V_{H-AC}$  timing reference levels.
- <span id="page-27-1"></span>8. INT, SMI, MCP, and CHKSTP\_IN must remain asserted until recognized by the processor.

### <span id="page-27-0"></span>**3.5.1 Input Setup Timing**

The information in this subsection is provided to clarify the criteria used to establish the timings in [Table 3-7](#page-26-2). The [60x Bus Input AC Timing Specifications](#page-26-2) shown in [Table 3-7](#page-26-2) are not altered by this clarification. The valid input signal levels remain  $V_{\text{IH}}$  and  $V_{\text{II}}$ .

The input setup times shown as 10a in [Table 3-7](#page-26-2) specify the required time from the input signal crossing  $V_M$ to the rising edge of SYSCLK crossing  $V_M$ .

For the timings in [Table 3-7](#page-26-2) to be valid, the falling edge of the input signal shown in Table 3-7 is assumed to transition through V<sub>M</sub> and cross V<sub>IL-AC</sub> at the slew rate specified in [Table 3-7](#page-26-2). Input signals that do not reach the V<sub>IL-AC</sub> boundary, or that slew from V<sub>M</sub> to V<sub>IL-AC</sub> more slowly than specified, will result in longer input setup times.

In the same way, on the rising edge, the input signal must continue past  $V_M$  and cross the  $V_{H-AC}$  boundary within the specified minimum slew rate. Input signals that do not reach the V<sub>IH-AC</sub> boundary within the slew rate specified will result in longer input setup times.

[Figure 3-4](#page-28-1) on page 29 provides the input timing diagram for the 750CL.



<span id="page-28-3"></span><span id="page-28-0"></span>Figure 3-3. Input Timing Definition



<span id="page-28-2"></span><span id="page-28-1"></span>Figure 3-4. Input Timing Diagram





<span id="page-29-2"></span>[Figure 3-5](#page-29-1) provides the mode select input timing diagram for the 750CL.

<span id="page-29-1"></span>



## <span id="page-29-3"></span><span id="page-29-0"></span>**3.5.2 Following HRESET Deassertion**

Previous PowerPC processors begin arbitrating for the bus shortly after the deassertion of HRESET. In contrast, the 750CL waits about 25000 bus clock cycles following the deassertion of HRESET to begin arbitrating for the bus. Until that time, the processor is effectively held in reset. The bus logic and other bus agents should not assume that the 750CL is monitoring the bus until the 750CL first asserts BR (or TS, if the bus is parked on the processor).



## <span id="page-30-2"></span><span id="page-30-0"></span>**3.6 60x Bus Output AC Specifications**

[Table 3-8](#page-30-1) provides the 60x bus output AC timing specifications for the 750CL as defined in [Figure 3-7](#page-32-0) on [page 33](#page-32-0).

#### <span id="page-30-4"></span><span id="page-30-3"></span><span id="page-30-1"></span>Table 3-8. 60x Bus Output AC Timing Specifications See Table 3-2 [on page](#page-21-0) 22 for operating conditions.<sup>1, 4, 5</sup>



**Notes:** 

- 1. All output specifications are measured from the  $V_M$  of the rising edge of SYSCLK to the midpoint of the output signal in question using a test load as shown in Figure 3-6 [on page 32.](#page-31-0) Both input and output timings are measured at the pin. Timings are determined by design. Timing values apply while  $\mathsf{OV}_{\mathsf{DD}}$  = 1.5 V nominal and  $\mathsf{OV}_{\mathsf{DD}}$  = 1.8 V nominal.
- 2. t<sub>SYSCLK</sub> is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration of the parameter in question.

3. Nominal precharge width for  $\overline{ARTRY}$  is 1.0 t<sub>SYSCLK</sub>.

- 4. Guaranteed by design and characterization, and not tested.
- 5. See Figure 3-6 [on page 32](#page-31-0) and Figure 3-7 [on page 33](#page-32-0) for output loading and timing definitions.



#### <span id="page-31-1"></span><span id="page-31-0"></span>Figure 3-6. Output Valid Timing Definition







<span id="page-32-1"></span><span id="page-32-0"></span>Figure 3-7. Output Timing Diagram for 750CL

<span id="page-33-8"></span>

#### <span id="page-33-7"></span><span id="page-33-0"></span>**3.6.1 IEEE 1149.1 AC Timing Specifications**

[Table 3-9](#page-33-1) provides the IEEE 1149.1 (JTAG) AC timing specifications. The five JTAG signals are: test data input (TDI), test data output (TDO), test mode select (TMS), test clock (TCK), and test reset (TRST).

<span id="page-33-9"></span><span id="page-33-1"></span>



**Notes:** 

<span id="page-33-3"></span>1. TRST is an asynchronous level sensitive signal. Guaranteed by design.

<span id="page-33-4"></span>2. Non-JTAG signal input timing with respect to TCK.

<span id="page-33-5"></span>3. Non-JTAG signal output timing with respect to TCK.

<span id="page-33-2"></span>4. Guaranteed by characterization and not tested.

<span id="page-33-6"></span>5. Minimum specification guaranteed by characterization and not tested.



[Figure 3-8](#page-34-0) provides the JTAG clock input timing diagram.

### <span id="page-34-4"></span><span id="page-34-0"></span>Figure 3-8. JTAG Clock Input Timing Diagram



[Figure 3-9](#page-34-1) provides the TRST timing diagram.

## <span id="page-34-5"></span><span id="page-34-1"></span>Figure 3-9. TRST Timing Diagram



[Figure 3-10](#page-34-2) provides the boundary-scan timing diagram.

<span id="page-34-3"></span><span id="page-34-2"></span>Figure 3-10. Boundary-Scan Timing Diagram



[Figure 3-11](#page-35-0) provides the test access port timing diagram.

<span id="page-35-1"></span><span id="page-35-0"></span>Figure 3-11. Test Access Port Timing Diagram





# <span id="page-36-7"></span><span id="page-36-6"></span><span id="page-36-0"></span>**4. Dimensions and Signal Assignments**

IBM offers a flip chip plastic ball grid array (FCPBGA) that supports 278 balls for the 750CL package. This is a signal and power compatible footprint to the PowerPC 750GX RISC microprocessor module. The 750CL pinout, power dissipation, timing, and signal definitions are not completely identical to the 750GX. See the PowerPC 750CL DD1.2 Differences from 750GX Application Note for details.

## <span id="page-36-5"></span><span id="page-36-1"></span>**4.1 Package**

### <span id="page-36-4"></span><span id="page-36-2"></span>**4.1.1 Overview**

FCPBGA packages are suited for applications requiring much higher I/O counts and better electrical performance than that offered by enhanced plastic ball grid array (EPBGA) and high-performance ball grid array (HPBGA) packages. They are recommended for applications having medium electrical performance and power dissipation requirements.

### <span id="page-36-3"></span>**4.1.2 Features**

- Low dielectric-constant organic build-up substrate
- Flip chip die attach; BGA second-level interconnect
- Two-layer core
- JEDEC-compliant packages

<span id="page-37-3"></span>

### <span id="page-37-0"></span>**4.2 Mechanical Specifications**

<span id="page-37-1"></span>

<span id="page-37-2"></span>



<span id="page-38-1"></span><span id="page-38-0"></span>Figure 4-2. Package Drawing (Top View)





## <span id="page-39-2"></span><span id="page-39-0"></span>**4.3 Microprocessor Ball Placement**

#### <span id="page-39-1"></span>Figure 4-3. PowerPC 750CL Microprocessor Ball Placement



**Note:** This view is looking down from above the 750CL placed and soldered on the system board.

NB: There is no ball in this position.

Blank: There is no ball in this position.

NC: No connect - do not connect to this ball.



## <span id="page-40-7"></span><span id="page-40-0"></span>**4.4 Pinout Listings**

[Table 4-1](#page-40-1) contains the pinout listing for the 750CL FCPBGA package.

<span id="page-40-8"></span><span id="page-40-1"></span>Table 4-1. Pinout Listing for the FCPBGA Package (Sheet 1 of 3)

Signal Name	Pin Number	Active	Input/Output	Notes
A[0:31]	E20, E19, D20, C20, D19, C19, A20, E16, B20, E17, B18, A18, A17, A19, A16, B16, B10, B9, A9, B7, A7, D8, A5, B6, D7, D5, B5, B4, A4, A3, B3, E5.	High	Input/Output	
<b>AACK</b>	A8	Low	Input	
ABB	Y6	Low	Input/Output	
<b>AGND</b>	Y14			
<b>ARTRY</b>	W7	Low	Input/Output	
AV <sub>DD</sub>	Y15			
BG	W4	Low	Input	
<b>BR</b>	Y3	Low	Output	
<b>BVSEL</b>	W9	—	Input	3
CKSTP_OUT	Y12	Low	Output	
<b>CI</b>	T <sub>4</sub>	Low	Output	
CKSTP_IN	Y10	Low	Input	
CLK_OUT	T <sub>5</sub>		Output	
<b>DBB</b>	<b>U7</b>	Low	Output	
<b>DBG</b>	Y <sub>5</sub>	Low	Input	
<b>DBWO</b>	A <sub>6</sub>	Low	Input	
DH[0:31]	W18, T17, Y20, Y19, W20, V19, U19, T16, T19, U20, V20, R19, N17, P17, R20, P20, N20, P19, M20, L20, M19, L19, K20, J19, K19, G20, H20, H17, H19, F19, G17, F20	High	Input/Output	
DL[0:31]	A2, A1, C2, E4, C1, E2, D2, E1, D1, F1, G2, F2, H2, H4, G1, K2, J2, K1, J1, L2, M2, L1, N2, N4, N1, P1, P4, P2, R2, R1, U2, T1	High	Input/Output	
<b>DRTRY</b>	W <sub>3</sub>	Low	Input	
<b>EFUSE</b>	Y16	N/A	Input	8
<b>GBL</b>	W1	Low	Input/Output	

**Notes:** 

1. These are test signals for factory use only and must be pulled up to  $\text{OV}_{\text{DD}}$  for normal machine operation.

2. OV<sub>DD</sub> inputs supply power to the input/output drivers and V<sub>DD</sub> inputs supply power to the processor core.

3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and SYSCLK.

4. TCK must be tied high or low for normal machine operation.

<span id="page-40-5"></span>5. No ball is installed in this location.

<span id="page-40-6"></span>6. SYSCLK is the active low clock input used with SYSCLK in differential mode. In single-ended mode, SYSCLK is used as the clock input, and SYSCLK is grounded.

7. Must be connected to  $\overline{O}V_{DD}$  during normal operation.

<span id="page-40-2"></span>8. Must be connected to GND during normal operation.

<span id="page-40-4"></span>9. Kelvin  $V_{DD}$  and GND for voltage regulator sensing.

<span id="page-40-3"></span>10. On DD1.x, this signal must be pulled up to  $\text{OV}_{DD}$  for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pulldown to GND selects 1.8 V and a pull up to  $\text{OV}_{\text{DD}}$  selects 1.15 V.





#### Table 4-1. Pinout Listing for the FCPBGA Package (Sheet 2 of 3)

#### **Notes:**

- 1. These are test signals for factory use only and must be pulled up to  $\text{OV}_{\text{DD}}$  for normal machine operation.
- 2.  $\text{OV}_{\text{DD}}$  inputs supply power to the input/output drivers and  $\text{V}_{\text{DD}}$  inputs supply power to the processor core.
- 3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and SYSCLK.
- 4. TCK must be tied high or low for normal machine operation.
- 5. No ball is installed in this location.
- 6. SYSCLK is the active low clock input used with SYSCLK in differential mode. In single-ended mode, SYSCLK is used as the clock input, and SYSCLK is grounded.
- 7. Must be connected to  $\textsf{OV}_{\textsf{DD}}$  during normal operation.
- 8. Must be connected to GND during normal operation.
- 9. Kelvin  $V_{DD}$  and GND for voltage regulator sensing.
- 10. On DD1.x, this signal must be pulled up to OV<sub>DD</sub> for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pulldown to GND selects 1.8 V and a pull up to  $\textsf{OV}_{\textsf{DD}}$  selects 1.15 V.



Table 4-1. Pinout Listing for the FCPBGA Package (Sheet 3 of 3)



#### **Notes:**

- 1. These are test signals for factory use only and must be pulled up to  $\text{OV}_{DD}$  for normal machine operation.
- 2.  $\text{OV}_{\text{DD}}$  inputs supply power to the input/output drivers and  $\text{V}_{\text{DD}}$  inputs supply power to the processor core.
- 3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and SYSCLK.
- 4. TCK must be tied high or low for normal machine operation.
- 5. No ball is installed in this location.
- 6. SYSCLK is the active low clock input used with SYSCLK in differential mode. In single-ended mode, SYSCLK is used as the clock input, and SYSCLK is grounded.
- 7. Must be connected to  $OV<sub>DD</sub>$  during normal operation.
- 8. Must be connected to GND during normal operation.
- 9. Kelvin  $V_{DD}$  and GND for voltage regulator sensing.
- 10. On DD1.x, this signal must be pulled up to  $OV_{DD}$  for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pulldown to GND selects 1.8 V and a pull up to  $\textsf{OV}_{\textsf{DD}}$  selects 1.15 V.



# <span id="page-43-6"></span><span id="page-43-0"></span>**5. System Design Information**

This section provides electrical and thermal design recommendations for successful applications on the 750CL.

## <span id="page-43-5"></span><span id="page-43-1"></span>**5.1 Reference Clock Selection**

The PowerPC 750CL microprocessor supports either single-ended or differential clock inputs. The reference clock is selected with the pin BVSEL. BVSEL set to GND selects a single-ended reference clock. BVSEL set to  $\text{OV}_{\text{DD}}$  selects differential clock inputs.

For single-ended clock operation, the reference clock should be applied to pin SYSCLK. The pin SYSCLK should be tied to GND.

For differential clock operation, the differential reference clocks should be applied to pin SYSCLK and SYSCLK. The recommended board terminations are either:

- 50  $\Omega$  impedance to GND on pin SYSCLK and 50  $\Omega$  impedance to GND on pin SYSCLK or
- <span id="page-43-4"></span>• 100  $\Omega$  impedance between pins SYSCLK and SYSCLK

## <span id="page-43-2"></span>**5.2 PLL Configuration**

[Table 5-1](#page-43-3) shows the PLL configuration for the 750CL for nominal frequencies.

<span id="page-43-7"></span><span id="page-43-3"></span>



1. The SYSCLK frequency equals the core frequency divided by the processor-to-bus frequency ratio (PTBFR).



PLL_CFG [0:4]		Processor to Bus Frequency Ratio		
Binary	Decimal	(PTBFR)		
10010	18	$9\times$		
10011	19	$9.5\times$		
10100	20	$10\times$		
Notes:				
1. The SYSCLK frequency equals the core frequency divided by the processor-to-bus frequency ratio (PTBFR).				

Table 5-1. 750CL Microprocessor PLL Configuration (Sheet 2 of 2)

## <span id="page-44-2"></span><span id="page-44-0"></span>**5.3 PLL Power Supply Filtering**

The 750CL microprocessor has an  $AV<sub>DD</sub>$  signal that provides power to the clock generation PLL.

<span id="page-44-3"></span>To ensure stability of the internal clock, the power supplied to the  $AV<sub>DD</sub>$  input signals should be filtered using a circuit similar to the one shown in [Figure 5-1](#page-44-1). The circuit should be placed as close as possible to the  $AV_{DD}$ pin to ensure it filters out as much noise as possible.

<span id="page-44-1"></span>



![](_page_45_Picture_1.jpeg)

### <span id="page-45-2"></span><span id="page-45-0"></span>**5.4 Decoupling Recommendations**

Capacitor decoupling is required for the 750CL. Decoupling capacitors act to reduce high-frequency chip switching noise and provide localized bulk charge storage to reduce major power-surge effects. Guidelines for high-frequency noise decoupling will be provided in a separate application note. Bulk decoupling requires a more complete understanding of the system and system power architecture, which is beyond the scope of this document.

High-frequency decoupling capacitors should be located as close as possible to the processor with low lead inductance to the ground and voltage planes.

Decoupling capacitors are recommended on the back of the card, directly opposite the module. The recommended placement and number of decoupling capacitors, 34  $V_{DD}$ -GND capacitors and 44 OV<sub>DD</sub>-GND capacitors, are described in Figure 5-2 [on page 47](#page-46-0). The recommended decoupling capacitor specifications are provided in [Table 5-2](#page-45-1). The placement and usage described here are guidelines for decoupling capacitors and should be applied for system designs.

![](_page_45_Picture_200.jpeg)

<span id="page-45-1"></span>Table 5-2. Recommended Decoupling Capacitor Specifications

**Note:** The decoupling capacitor electrodes are located directly opposite their corresponding BGA pins where possible. Also, each electrode for each decoupling capacitor needs to be connected to one or more BGA pins (balls) with a short electrical path. Thus, through-vias adjacent to the decoupling capacitors are recommended.

The card designer can expand on the decoupling capacitor recommendations by doing the following:

- Adding additional decoupling capacitors. If using additional decoupling capacitors, verify that these additional capacitors do not reduce the number of card vias or cause the vias to lose proximity to each capacitor electrode.
- Adding additional through-vias or blind-vias. Card technologies are available that will reduce the inductance between the decoupling capacitor and the BGA pin (ball). Replacing single vias with multiple vias is highly recommended. Place GND vias close to  $V_{DD}$  or  $OV_{DD}$  vias to reduce loop inductance.

[Figure 5-2](#page-46-0) on page 47 shows the mapping of power, ground, and signal pin assignments, and the recommended layout of decoupling capacitors under application conditions. In test mode, pins C11 and G8 can be used as Kelvin probes, in which case the pins should be disconnected from card GND and  $V_{DD}$ . Capacitors should not be connected to the Kelvin pins during Kelvin probe voltage measurements.

![](_page_46_Picture_0.jpeg)

![](_page_46_Figure_2.jpeg)

<span id="page-46-1"></span><span id="page-46-0"></span>Figure 5-2. Orientation and Layout of the 750CL Decoupling Capacitors

For more information, see the PowerPC 750FX Power Supply Layout and Bypassing Application Note, which also applies to the PowerPC 750CL.

![](_page_47_Picture_1.jpeg)

### <span id="page-47-4"></span><span id="page-47-0"></span>**5.5 Connection Recommendations**

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV<sub>DD</sub>. Unused active high inputs should be connected to GND. All no-connect (NC) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $OV_{DD}$ ,  $AV_{DD}$ , and GND pins of the 750CL.

## <span id="page-47-3"></span><span id="page-47-1"></span>**5.6 Die Temperature Monitor**

The PowerPC 750CL microprocessor features an on-board temperature sensing diode for determining the chip junction temperature, T<sub>J</sub>. A schematic of the thermal diode is shown in [Figure 5-3](#page-47-2). The thermal diode is placed within the die circuitry in proximity of the hottest area on the die. Its terminals are then connected to pins THRMD1 and THRMD2.

<span id="page-47-2"></span>![](_page_47_Figure_7.jpeg)

![](_page_47_Figure_8.jpeg)

<span id="page-47-5"></span>The procedure for monitoring temperature involves forcing a 100 μA current through the diode and measuring the resultant voltage. The measured voltage can then be used to interpolate the junction temperature using two reference voltage/temperature data points that are preset at the factory. The reference points are stored in the 750CL Thermal Diode Calibration Registers, TDCL and TDCH. TDCL contains the diode voltage from forcing 100 μA through the diode at a low temperature (both voltage and temperature included in the register). TDCH contains the diode voltage from forcing 100 μA through the diode at a high temperature (also included in the register). Consult the IBM PowerPC 750CL RISC Microprocessor User's Manual for the specific format of the registers. The graph in Figure 5-4 [on page 49](#page-48-1) illustrates the procedure for determining the chip junction temperature based on the user's voltage measurement and the reference points provided in the calibration registers.

![](_page_48_Picture_0.jpeg)

![](_page_48_Figure_2.jpeg)

<span id="page-48-1"></span>Figure 5-4. Interpolating Chip Junction Temperature Using Thermal Calibration Registers and User Voltage **Measurement** 

## <span id="page-48-2"></span><span id="page-48-0"></span>**5.7 Output Buffer DC Impedance**

The 750CL 60x drivers were characterized over various process, voltage, and temperature conditions. To measure driver impedance, an external resistor is connected to the chip pad, either to  $OV<sub>DD</sub>$  or GND. Then the value of the resistor is varied until the pad voltage is OV<sub>DD</sub>/2 (see [Figure 5-5, Driver Impedance Measure](#page-49-0)ment, [on page 50](#page-49-0)).

The output impedance is actually the average of two resistances: the resistance of the pullup device and the resistance of pulldown device. When Data is held high, SW1 is closed (SW2 is open), and  $R_N$  is trimmed until Pad =  $OV<sub>DD</sub>/2$ ; R<sub>N</sub> then becomes the resistance of the pullup devices. When Data is held low, SW2 is closed (SW1 is open), and R<sub>P</sub> is trimmed until Pad =  $\text{OV}_{DD}/2$ ; R<sub>P</sub> then becomes the resistance of the pulldown devices. With a properly designed driver,  $R_P$  and  $R_N$  are close to each other in value; then driver impedance equals  $(R_P + R_N)/2$ .

![](_page_49_Picture_1.jpeg)

<span id="page-49-3"></span><span id="page-49-0"></span>Figure 5-5. Driver Impedance Measurement

![](_page_49_Figure_3.jpeg)

[Table 5-3](#page-49-1) summarizes the driver impedance characteristics needed to design a typical process.

<span id="page-49-2"></span><span id="page-49-1"></span>![](_page_49_Picture_102.jpeg)

![](_page_49_Picture_103.jpeg)

![](_page_50_Picture_0.jpeg)

### <span id="page-50-2"></span><span id="page-50-0"></span>**5.7.1 Input/Output Usage**

[Table 5-4](#page-50-1) provides details on the input/output usage of the 750CL signals. The "Usage Group" column refers to the general functional category of the signal.

In the 750CL, certain input/output signals have pullups and pulldowns, which may or may not be enabled. In [Table 5-4](#page-50-1), the "Input/Output with Internal Pullup Resistors" column defines which signals have these pullups or pulldowns and their active or inactive state. The "Level Protect" column defines which signals have the designated function added to their input/output cell. For more about level protection, see [Section 5.10.1](#page-62-1) on [page 63](#page-62-1).

![](_page_50_Picture_367.jpeg)

<span id="page-50-3"></span><span id="page-50-1"></span>Table 5-4. Input/Output Usage (Sheet 1 of 4)

#### **Notes:**

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.

2. HRESET, SRESET, and TRST are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see Figure 5-6 [on page 55](#page-54-0) and [Section 5.11.3.1](#page-65-1) on page 66).

- 3. The 750CL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs (see Section 5.10 [on page 63](#page-62-0) for a more detailed description).
- 4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
- 5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
- 6. Mode Select pins require the proper state at HRESET to configure the operating mode of the processor (see Table 5-7, Summary [of Mode Select,](#page-62-3) on page 63).
- 7. Use SYSCLK for single-ended operation: ground SYSCLK. For differential clock mode, a 50 Ω resistor to GND is required on both SYSCLK and SYSCLK. See [Reference Clock Selection](#page-43-1) on page 44. For single-ended operation, BVSEL must be continuously low. For differential operation, BVSEL must be continuously pulled, driven, or connected to OV<sub>DD</sub>. See Table 4-1, Pinout Listing for the [FCPBGA Package,](#page-40-1) on page 41.

![](_page_51_Picture_1.jpeg)

![](_page_51_Picture_399.jpeg)

![](_page_51_Picture_400.jpeg)

**Notes:** 

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.

2. HRESET, SRESET, and TRST are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see Figure 5-6 on page 55 and Section 5.11.3.1 on page 66).

3. The 750CL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs (see Section 5.10 on page 63 for a more detailed description).

4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).

5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.

6. Mode Select pins require the proper state at HRESET to configure the operating mode of the processor (see Table 5-7, Summary of Mode Select, on page 63).

7. Use SYSCLK for single-ended operation: ground SYSCLK. For differential clock mode, a 50 Ω resistor to GND is required on both SYSCLK and SYSCLK. See Reference Clock Selection on page 44. For single-ended operation, BVSEL must be continuously low. For differential operation, BVSEL must be continuously pulled, driven, or connected to OV<sub>DD</sub>. See Table 4-1, Pinout Listing for the FCPBGA Package, on page 41.

![](_page_52_Picture_0.jpeg)

#### Table 5-4. Input/Output Usage (Sheet 3 of 4)

![](_page_52_Picture_362.jpeg)

#### **Notes:**

- 1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.
- 2. HRESET, SRESET, and TRST are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see Figure 5-6 on page 55 and Section 5.11.3.1 on page 66).
- 3. The 750CL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs (see Section 5.10 on page 63 for a more detailed description).
- 4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
- 5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
- 6. Mode Select pins require the proper state at HRESET to configure the operating mode of the processor (see Table 5-7, Summary of Mode Select, on page 63).
- 7. Use SYSCLK for single-ended operation: ground SYSCLK. For differential clock mode, a 50 Ω resistor to GND is required on both SYSCLK and SYSCLK. See Reference Clock Selection on page 44. For single-ended operation, BVSEL must be continuously low. For differential operation, BVSEL must be continuously pulled, driven, or connected to OV<sub>DD</sub>. See Table 4-1, Pinout Listing for the FCPBGA Package, on page 41.

![](_page_53_Picture_1.jpeg)

![](_page_53_Picture_242.jpeg)

#### Table 5-4. Input/Output Usage (Sheet 4 of 4)

#### **Notes:**

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.

2. HRESET, SRESET, and TRST are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see Figure 5-6 on page 55 and Section 5.11.3.1 on page 66).

3. The 750CL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs (see Section 5.10 on page 63 for a more detailed description).

4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).

5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.

6. Mode Select pins require the proper state at HRESET to configure the operating mode of the processor (see Table 5-7, Summary of Mode Select, on page 63).

7. Use SYSCLK for single-ended operation: ground SYSCLK. For differential clock mode, a 50 Ω resistor to GND is required on both SYSCLK and SYSCLK. See Reference Clock Selection on page 44. For single-ended operation, BVSEL must be continuously low. For differential operation, BVSEL must be continuously pulled, driven, or connected to  $O(V_{DD}$ . See Table 4-1, Pinout Listing for the FCPBGA Package, on page 41.

![](_page_54_Picture_0.jpeg)

<span id="page-54-0"></span>![](_page_54_Figure_2.jpeg)

![](_page_54_Figure_3.jpeg)

<span id="page-55-3"></span>![](_page_55_Picture_1.jpeg)

### <span id="page-55-0"></span>**5.8 Thermal Management Information**

This section provides thermal management information for the FCPBGA package for air cooled applications. Proper thermal control design is primarily dependent upon the system-level design; that is, the heat sink, air flow, and the thermal interface material. To reduce the die-junction temperature, heat sinks may be attached to the package by several methods: adhesive, mounting clip, or a screw assembly.

<span id="page-55-1"></span>![](_page_55_Figure_4.jpeg)

<span id="page-55-2"></span>![](_page_55_Figure_5.jpeg)

The board designer can choose between several types of heat sinks to place on the 750CL. There are many commercially-available heat sinks that are appropriate for the 750CL provided by the vendors listed in [Table](#page-56-1)  [5-5, 750CL Heat-Sink Vendors,](#page-56-1) on page 57.

![](_page_56_Figure_0.jpeg)

#### <span id="page-56-4"></span><span id="page-56-3"></span><span id="page-56-1"></span>Table 5-5. 750CL Heat-Sink Vendors

![](_page_56_Picture_219.jpeg)

#### <span id="page-56-2"></span><span id="page-56-0"></span>**5.8.1 Minimum Heat Sink Requirements**

The worst-case power dissipation  $(P_D)$  for the 750CL is shown in [Table 3-5, Power Consumption,](#page-23-1) on [page 24](#page-23-1). A conservative thermal management design will provide sufficient cooling to maintain the junction temperature (T $_{\rm J}$ ) of the 750CL below 105°C at maximum P<sub>D</sub> and worst-case ambient temperature and airflow conditions.

Many factors affect the 750CL power dissipation, including  $V_{DD}$ ,  $T_J$ , core frequency, process factors, and the code that is running on the processor. In general,  $P_D$  increases with increases in  $T_J$ ,  $V_{DD}$ , core frequency, process variables, and the number of instructions executed per second.

For various reasons, a designer may determine that the power dissipation of the 750CL in their application will be less than the maximum value shown in this datasheet. Assuming a lower P<sub>D</sub> will result in a thermal management system with less cooling capacity than would be required for the maximum  $P_D$  shown in the datasheet. In this case, the designer may decide to determine the actual maximum 750CL  $P_D$  in the particular application. Contact your IBM PowerPC field applications engineer for more information.

However, regardless of methodology, IBM only supports system designs that successfully maintain the maximum junction temperature within the datasheet limits. IBM also supports designs that rely on the maximum P<sub>D</sub> values given in this datasheet and supply a cooling solution sufficient to dissipate that amount of power while keeping the maximum junction temperature below the maximum  $\mathsf{T}_{\mathsf{J}}$ .

<span id="page-57-3"></span><span id="page-57-2"></span>![](_page_57_Picture_1.jpeg)

#### <span id="page-57-0"></span>**5.8.2 Internal Package Conduction Resistance**

For the exposed-die packaging technology shown in [Table 3-3, Package Thermal Characteristics,](#page-21-1) on [page 22](#page-21-1), the thermal paths illustrated in [Figure 5-8](#page-57-1) are as follows:

- Die junction-to-case thermal resistance (primary thermal path), defined as the thermal resistance from the die junctions to the top surface of the package.
- Die junction-to-lead thermal resistance (not normally a significant thermal path), defined as the thermal resistance from the die junctions to the circuit board interface.
- Die junction-to-ambient thermal resistance (largely dependent on customer-supplied heat sink), defined as the sum total of all the thermally conductive components that comprise the end user's application. Ambient is further defined as the air temperature in the immediate vicinity of the thermally conductive components, including the contributions of surrounding heat sources.

*[Figure 5-8](#page-57-1)* is a thermal model, in schematic form, of the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

![](_page_57_Figure_8.jpeg)

<span id="page-57-1"></span>![](_page_57_Figure_9.jpeg)

Heat generated in the chip is conducted through the silicon, then through the package to the top of the package, then through the heatsink attach material (or thermal interface material), and finally into the heat sink and the ambient air. Since the silicon thermal resistance is quite small, for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat-sink conduction/convective thermal resistances are the dominant terms.

![](_page_58_Picture_0.jpeg)

### <span id="page-58-1"></span><span id="page-58-0"></span>**5.8.3 Adhesives and Thermal Interface Materials**

A thermal interface material is required at the package die-surface-to-heat-sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by a mechanical means (not adhesive), Figure 5-9 [on page 60](#page-59-0) shows an example of the thermal performance of three thin-sheet thermal-interface materials (silicon, graphite/oil, floroether oil), a bare joint, and a joint with synthetic grease, as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of synthetic grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the synthetic grease joint. Customers are advised to investigate alternative thermal interface materials to ensure the most reliable, efficient, and cost-effective thermal design.

An example of heat-sink attachment to the package by mechanical means is illustrated in *Figure 5-7*, [Package Exploded Cross-Sectional,](#page-55-1) on page 56. In this case, the synthetic grease offers the best thermal performance considering the low interface pressure. Of course, the selection of any thermal interface material depends on many factors: thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so forth.

<span id="page-59-1"></span>![](_page_59_Picture_1.jpeg)

![](_page_59_Figure_2.jpeg)

<span id="page-59-0"></span>![](_page_59_Figure_3.jpeg)

![](_page_60_Picture_0.jpeg)

The board designer can choose between several types of thermal interfaces. Heat-sink adhesive materials should be selected based upon high conductivity, yet adequate mechanical strength to meet equipment shock/vibration requirements. There are several commercially available thermal interfaces and adhesive materials provided by the vendors shown in [Table 5-6](#page-54-0).

<span id="page-60-4"></span><span id="page-60-1"></span>![](_page_60_Figure_3.jpeg)

<span id="page-60-2"></span>![](_page_60_Picture_208.jpeg)

[Section 5.9](#page-60-0) provides a heat-sink selection example using one of the commercially available heat sinks.

## <span id="page-60-0"></span>**5.9 Heat-Sink Selection Example**

In most cases, the thermal path through the package balls is not significant, and is not included in the heat sink calculations. Considering only the thermal path through the heat sink, the thermal equation is

<span id="page-60-3"></span> $T_{\mathsf{J}}$  = Ta + Pd  $\times$  ( $\theta$ jc +  $\theta$ cs +  $\theta$ sa)

where:

 ${\sf T}_{\sf J}$  is the junction temperature.

Ta is the ambient temperature (that is, the temperature of the air at the heatsink).

Pd is the maximum power dissipated by the 750CL.

 $\theta$ jc is the thermal resistance from the junction to the case (the top surface of the package).

 $\theta$ cs is the thermal resistance from the case to the heatsink.

 $\theta$ sa is the thermal resistance from the heatsink to ambient.

![](_page_61_Picture_1.jpeg)

In this example, let:

 $T_J = 105^{\circ}$ C maximum Ta =  $50^{\circ}$ C at heatsink =  $35^{\circ}$ C air inlet temperature plus 15°C internal temperature rise Pd = 6 W maximum at 105°C  $\theta$ jc = 2°C/W  $\dot{\theta}$ cs = 0.5°C/W  $\theta$ sa = unknown

So

 $105^{\circ}$ C = 50 $^{\circ}$ C + 6 W(2 + 0.5 + x $^{\circ}$ C/W)

### Thus

 $\theta$ sa ≤ 6.67°C/W

Airflow at the heatsink is a minimum of 1 m/s. Considering the heatsink of [Figure 5-10](#page-61-0), thermal resistance at 1 m/s airflow is less than 5.8°C/W, which satisfies the requirement with a reasonable engineering margin.

<span id="page-61-0"></span>Figure 5-10. Example of a Pin-Fin Heat-Sink-to-Ambient Thermal Resistance versus Airflow Velocity

![](_page_61_Figure_10.jpeg)

![](_page_62_Picture_0.jpeg)

## <span id="page-62-4"></span><span id="page-62-0"></span>**5.10 Operational and Design Considerations**

### <span id="page-62-5"></span><span id="page-62-1"></span>**5.10.1 Level Protection**

A level protection feature is included in the 750CL. This feature prevents ambiguous floating reference voltages by pulling the respective signal line to the last valid or nearest valid state.

For example, if the input/output voltage level is closer to  $OV_{DD}$ , the circuit pulls the I/O level to  $OV_{DD}$  If the I/O level is closer to GND, the I/O level is pulled low. This self-latching circuitry keeps the floating inputs defined and avoids meta-stability. In [Table 5-4, Input/Output Usage,](#page-50-1) on page 51, these signals are defined as "keeper" in the "Level Protect" column. The keeper circuits are not intended to hold a net at a particular logic level, or to strongly hold a net at the current logic level. Strong noise can cause the net to switch.

The level protect circuitry provides no additional leakage current to the signal I/O; however, some amount of current must be applied to the keeper node to overcome the level protection latch. Any pullup or pulldown resistors should be 1k  $\Omega$  or less to overcome the keeper current.

This feature allows the system designer to limit the number of resistors in the design and optimize placement and reduce costs.

**Note:** Having a keeper on the associated signal I/O does not replace a pullup or pulldown resistor that is needed by a separate device located on the 60x bus. The designer must supply any termination requirements for these separate devices, as defined in their specifications.

#### <span id="page-62-7"></span><span id="page-62-2"></span>**5.10.2 Configuring the Processor During Reset**

Operating modes of the processor such as the data bus width, DRTRY mode, and so forth are selected when the processor exits reset mode (that is, when HRESET is deasserted). Specifically, selected pins are sampled when HRESET transitions to the de-asserted state and the sampled value determines the operating mode. The mode select pins and their descriptions follow.

![](_page_62_Picture_204.jpeg)

<span id="page-62-8"></span><span id="page-62-6"></span><span id="page-62-3"></span>![](_page_62_Picture_205.jpeg)

<span id="page-63-7"></span>![](_page_63_Picture_1.jpeg)

#### <span id="page-63-5"></span><span id="page-63-0"></span>**5.10.3 64-Bit or 32-Bit Data Bus Mode**

The 750CL typically operates in 64-bit data bus mode. Mode setting is determined by the state of the mode signal, TLBISYNC, at the transition of HRESET from its active to inactive state (low to high). If TLBISYNC is high when HRESET transitions from active to inactive, 64-bit mode is selected. If TLBISYNC is low when HRESET transitions from active to inactive, 32-bit mode is selected.

#### <span id="page-63-1"></span>**5.10.3.1 Precharge Duration Selection and Application**

An extended precharge feature is available for the signals ABB, DBB, and ARTRY in situations where the loading and net topology of these signals requires a longer precharge duration for the signals to attain a valid level.

The bus signals, ABB, DBB, and ARTRY require a precharge to the inactive state (bus high) before going to tristate. The precharge duration in standard precharge mode is approximately one half cycle, and should be used for systems with point-to-point topologies. Extended precharge mode increases the precharge duration to one cycle. This increase may be required for bus speeds approaching 200 MHz when bus loading is high.

QACK in a logical high state at the transition of HRESET from asserted to negated enables standard precharge mode in the 750CL. QACK in a logical low state at the transition of HRESET from asserted to negated enables extended precharge mode in the 750CL.

### <span id="page-63-6"></span><span id="page-63-2"></span>**5.11 JTAG Test Access Port (TAP) Operation**

750CL supports the IEEE 1149.1 standard, IEEE Standard Test Access Port and Boundary-Scan Architecture. The standard defines a 5-pin interface that is used to perform functions such as continuity testing between components on boards and system debug. Data is serially shifted into the processor through the TDI pin and shifted out of the processor through the TDO pin. The scan operations can be divided into two categories: instruction scan and data scan operations. The operations or modes are selected using the TMS pin. Finally, all scanning and mode selection is performed synchronously with respect to the clock pin, TCK.

This section details the IEEE 1149.1 operations supported by the 750CL processor and recommendations for system design to support system debug using the TAP interface. For additional details, see the IEEE 1149.1 document.

#### <span id="page-63-8"></span><span id="page-63-3"></span>**5.11.1 Interface Pins**

[Table 5-8](#page-63-4) provides a brief description of the five dedicated pins of the test access port (TAP). These pins do not have an associated boundary scan cell.

![](_page_63_Picture_174.jpeg)

<span id="page-63-4"></span>Table 5-8. TAP Pins

![](_page_64_Picture_0.jpeg)

TRST is an optional pin, but it is required for 750CL to reset the TAP controller on a power-on reset (POR). The 1149.1 standard requires a weak pullup only on the TRST pin, but in the 750CL, weak pullups are provided to most TAP input pins such that the 750CL will function normally with the TAP pins unconnected. However, it is recommended to tie the TDI and TMS input pins high and TRST low when they are not in use for greater system reliability.

### <span id="page-64-5"></span><span id="page-64-0"></span>**5.11.2 Supported IEEE 1149 JTAG Instructions and Data Registers**

### <span id="page-64-1"></span>**5.11.2.1 Instructions**

750CL supports the three required JTAG instructions; Bypass, Sample/Preload, and Extest plus the optional HIGHZ and CLAMP JTAG instructions. The 8-bit hexadecimal encoding for these instructions is shown in [Table 5-9](#page-64-3). Hexadecimal encodings not included in the table are reserved for other functions.

JTAG instructions are scanned serially (least significant bit first) into an 8-bit TAP controller instruction register through the TDI pin. Consult the IEEE 1149.1 standard for details regarding loading the JTAG instructions using the TAP.

![](_page_64_Picture_170.jpeg)

<span id="page-64-6"></span><span id="page-64-3"></span>Table 5-9. Instruction Encodings

The instruction register output is forced to the Bypass instruction (all ones) if the TAP controller is in the Test\_Logic\_Reset state or if TRST is active**.**

### <span id="page-64-2"></span>**5.11.2.2 Data Registers**

750CL supports the Bypass and Boundary Scan data registers. When selected with the corresponding JTAG instruction (as shown in [Table 5-10](#page-64-4)), the register is inserted between the TDI and TDO TAP pins and can be scanned when the TAP controlled is in "Shift-DR" state to control or observe 750CL input and output states. Consult the IEEE 1149.1 specification for details on manipulation of the data registers. An industry-standard boundary scan design language (BSDL) file is available for 750CL with specific information on the boundary scan latch size and organization. This document can be used to create card-level connectivity tests between components.

#### <span id="page-64-4"></span>Table 5-10. JTAG Instructions

![](_page_64_Picture_171.jpeg)

![](_page_65_Picture_1.jpeg)

#### <span id="page-65-3"></span>Bypass Register

The Bypass register is required by the IEEE 1149.1 standard. This is a single bit register that is used to bypass the 750CL This feature allows a shorter system data scan string when scanning an entire system board in which the 750CL boundary scan string is a part of a larger system data scan string.

#### <span id="page-65-2"></span>Boundary Scan Register

The Boundary Scan register allows system board trace tests and access to the pins where physical access is difficult. Basically, a latch is placed on inputs to capture data, and a latch is placed on outputs to force data. Additional latches may be needed to configure bidirectional pins as either inputs or outputs and also to enable or disable tri-state outputs. All these latches, or boundary scan cells, are serially connected to comprise the boundary scan register.

Not all pins of the 750CL have an associated boundary scan cell. The five TAP pins and the dedicated test pins do not have a boundary scan cell.

An industry-standard BSDL file is available for the 750CL with specific information on the boundary scan register size and individual cell placement and function. This document can then be used to create card-level connectivity tests between components.

#### <span id="page-65-5"></span><span id="page-65-0"></span>**5.11.3 Recommendations to Support System Debug**

The TAP interface also allows functions such as observation and control of 750CL general-purpose registers, cache contents, 60x bus cycles, and so forth, using the IBM RISCWatch debug tool. To simplify system debug, the following system design recommendations are offered to allow use of RISCWatch and other diagnostic tools.

HRESET, SRESET, and TRST are signals used for RISCWatch to enable proper operation of the tool. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC microprocessor. See [Table 5-4, Input/Output Usage,](#page-50-1) on page 51 and [Figure 5-6, IBM RISCWatch JTAG to HRESET,](#page-54-0)  [TRST, and SRESET Signal Connector,](#page-54-0) on page 55 for more information.

#### <span id="page-65-4"></span><span id="page-65-1"></span>**5.11.3.1 Processor Debug System Enablement when Implementing Precharge Selection**

System designers who want to use a processor debug system attached to the 750CL IEEE 1149.1 test access port (TAP) interface (such as the IBM RISCWatch debug system) should provide a method to assert QACK after the transition of HRESET. Debug systems use a "soft stop" feature to stop the processor, allow processor internal states to be read, and then a restart of the processor. A soft stop requires the system to be in a quiescent state before the processor can be queried for internal state values. This is accomplished by the assertion of a quiescent request (that is, QREQ is asserted) and subsequent acknowledgment (that is, QACK is asserted). Systems that do not use the doze, nap, and sleep power management features, and do not require the extended pre-charge feature, can drive the QACK pin with an inverted version of HRESET.

![](_page_66_Picture_0.jpeg)

## <span id="page-66-0"></span>**Index**

### **Numerics**

32 bit data bus, [64](#page-63-5) 64 bit data bus, [64](#page-63-5)

## **A**

absolute maximum ratings, [21](#page-20-8) AC electrical characteristics, [24](#page-23-6) adhesive materials vendors, [61](#page-60-2) adhesives and thermal interface, [59](#page-58-1)

## **B**

ball placement, [40](#page-39-2) block diagram, [19](#page-18-3) boundary scan, [35](#page-34-3) boundary scan register, [66](#page-65-2) branch processing unit, [9](#page-8-2) bus input AC [specifications](#page-10-2), [27](#page-26-3) bus interface, 11 bus output AC specifications, [31](#page-30-2) bus output timing, [31](#page-30-3) bypass register, [66](#page-65-3)

# **C**

C4 package with heat sink, [58](#page-57-2) capacitor decoupling, [46](#page-45-2) clock AC timing, [25](#page-24-5) clock generator, [26](#page-25-3) clock specifications, [25](#page-24-6)

## **D**

data registers, [65](#page-64-5) DC electrical characteristics, [21](#page-20-9) debug s[ystem enablement](#page-8-3), [66](#page-65-4) decode, 9 decoupling capacitor layout, [47](#page-46-1) design considerations, [26](#page-25-4), [63](#page-62-4) die temperatu[re monitor](#page-8-4), [48](#page-47-3) dispatch unit, 9 driver impedance, [50](#page-49-2) driver impedance measurement, [50](#page-49-3)

### **E**

electrical characteristics, [21](#page-20-10) electrical specifications, [23](#page-22-1)

## **F**

FCPBGA, [37](#page-36-4) features, [9](#page-8-5) fixed point unit, [10](#page-9-0) floating point unit, [10](#page-9-1)

## **G**

general parameters, [20](#page-19-2)

## **H, I, J, K**

heat sink requirements, [57](#page-56-2) heat sink selection, [61](#page-60-3) heat sink vendors, [57](#page-56-3) IEEE timing, [34](#page-33-7) input setup timing, [28](#page-27-1) input timing, [29](#page-28-2) input timing definition, [29](#page-28-3) input usage, [51](#page-50-2) instruction encodings, [65](#page-64-6) JTAG AC timing, [34](#page-33-8) JTAG clock input, [35](#page-34-4) JTAG instructions, [65](#page-64-5) JTAG test access port, [64](#page-63-6)

## **L**

L1 cache, [10](#page-9-2) L2 cache, [10](#page-9-3) level 1 cache, [10](#page-9-2) level 2 cache, [10](#page-9-3) level protection, [63](#page-62-5) linear swe[ep modulation profile](#page-8-6), [27](#page-26-4) load unit, 9

## **M**

mechanical specifications, [38](#page-37-2) memory man[agement unit](#page-62-6), [10](#page-9-4) mode select, 63 mode select input, [30](#page-29-2)

### **O**

output buffer [DC impedance](#page-32-1), [49](#page-48-2) output timing, 33 output usage, [51](#page-50-2) output valid timing, [32](#page-31-1) overview, [9](#page-8-7), [19](#page-18-4)

### **P**

package, [37](#page-36-5) package conduction, [58](#page-57-3) package drawing, [38](#page-37-3), [39](#page-38-1) package exploded cross sectional, [56](#page-55-2) package ther[mal characteristics](#page-11-3), [22](#page-21-4) part number, 12 pinout listing, [41](#page-40-7) PLL configuration, [44](#page-43-4) PLL power supply, [45](#page-44-2) PLL power supply filter circuit, [45](#page-44-3) power and ground connections, [48](#page-47-4) power consumption, [24](#page-23-7) power supply filtering, [45](#page-44-2) precharge feature, [64](#page-63-7) processor configuration, [63](#page-62-7) proc[essor version register](#page-59-1), [11](#page-10-3) PSI, 60 PVR, [11](#page-10-3)

## **R**

recommended o[perating conditions](#page-43-5), [22](#page-21-5) reference clock, 44

## **S**

signal assignments, [37](#page-36-6) spread spectrum, [26](#page-25-3) sscg, [26](#page-25-3) store unit, [9](#page-8-6) sysclk input timing, [26](#page-25-5) system debug support, [66](#page-65-5) system design, [44](#page-43-6) system unit, [10](#page-9-5)

## **T**

TAP interface pins, [64](#page-63-8) TAP operation, [64](#page-63-6) test access port, [36](#page-35-1) testability, [11](#page-10-4) thermal characteristics, [21](#page-20-10)

Index Page 68 o[f 70](#page-69-0)

thermal diode schematic, [48](#page-47-5) thermal interface vendors, [61](#page-60-2) thermal management, [56](#page-55-3) thermal performance, [60](#page-59-1) TRST timing, [35](#page-34-5)

![](_page_67_Picture_13.jpeg)

![](_page_68_Picture_0.jpeg)

# <span id="page-68-0"></span>**Revision Log**

![](_page_68_Picture_314.jpeg)

![](_page_69_Picture_0.jpeg)

<span id="page-69-1"></span><span id="page-69-0"></span>![](_page_69_Picture_47.jpeg)