



## **OPA606**

# Wide-Bandwidth *Difet* ® OPERATIONAL AMPLIFIER

#### **FEATURES**

WIDE BANDWIDTH: 13MHz typ
 HIGH SLEW RATE: 35V/µs typ

● LOW BIAS CURRENT: 10pA max at

 $T_A = +25^{\circ}C$ 

LOW OFFSET VOLTAGE: 500µV max
 LOW DISTORTION: 0.0035% typ at 10kHz

### **APPLICATIONS**


- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- AUDIO AMPLIFIERS

## **DESCRIPTION**

The OPA606 is a wide-bandwidth monolithic dielectrically-isolated FET (*Difet*®) operational amplifier featuring a wider bandwidth and lower bias current than BIFET® LF156A amplifiers. Bias current is specified under warmed-up and operating conditions, as opposed to a junction temperature of +25°C.

Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.

The OPA606 is internally compensated for unity-gain stability.



Difet®; Burr-Brown Corp.

BIFET®; National Semiconductor Corp.

International Airport Industrial Park

• Mailing Address: PO Box 11400

• Tucson, AZ 85734

• Street Address: 6730 S. Tucson Blvd.

• Tucson, AZ 85706

Tel: (520) 746-1111

• Twx: 910-952-1111

• Cable: BBRCORP

• Telex: 066-6491

• FAX: (520) 889-1510

• Immediate Product Info: (800) 548-6132

## **SPECIFICATIONS**

#### **ELECTRICAL**

At  $V_{\rm CC}$  = ±15VDC and  $T_{\rm A}$  = +25°C unless otherwise noted.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MHz kHz V/μs μs μs	MAX		MIN								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	kHz V/μs μs μs %		12		MAX	TYP	MIN	MAX	TYP	MIN	CONDITIONS	PARAMETER
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	kHz V/μs μs μs %		12									FREQUENCY RESPONSE
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V/μs μs μs %			9		13	11		12.5	10	Small Signal	Gain Bandwidth
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μς μς %		470			550			515		20Vp-p, $R_L = 2kΩ$	Full Power Response
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μs % BmV μV		30	20		35	25		33	22	$V_0 = \pm 10V$ ,	Slew Rate
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μs % BmV μV										$R_L = 2k\Omega$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	. % 3mV μV		1.0			1.0			1.0		Gain = $-1$ ,	Settling Time <sup>(1)</sup> : 0.1%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	. % 3mV μV										$R_L = 2k\Omega$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3mV μV		2.1			2.1			2.1		10V Step	0.01%
INPUT OFFSET VOLTAGE <sup>(2)</sup>   Input Offset Voltage			0.0035			0.0035			0.0035		G = +1, 20Vp-p	Total Harmonic Distortion
INPUT OFFSET VOLTAGE <sup>(2)</sup>   Input Offset Voltage												
											f = 10kHz	
Average Drift $T_A = T_{MIN}$ to $T_{MAX}$ $\pm 5$ $\pm 3$ $\pm 5$ $\pm 10$ Supply Rejection $V_{CC} = \pm 10V$ to $\pm 18V$ 82 100 90 104 80 90												INPUT OFFSET VOLTAGE(2)
Average Drift $T_A = T_{MIN}$ to $T_{MAX}$ $\pm 5$ $\pm 3$ $\pm 5$ $\pm 10$ Supply Rejection $V_{CC} = \pm 10V$ to $\pm 18V$ 82 100 90 104 80 90	μV/°C	±3mV	±300		±500	±100		±1.5mV	±180		$V_{CM} = 0VDC$	Input Offset Voltage
Supply Rejection         V <sub>CC</sub> = ±10V to ±18V         82         100         90         104         80         90			±10		±5	±3			±5		$T_A = T_{MIN}$ to $T_{MAX}$	Average Drift
	dB		90	80		104	90		100	82	$V_{CC} = \pm 10V$ to $\pm 18V$	Supply Rejection
±10   ±79     ±0   ±32   ±32   ±	100 μV/V	±100	±32		±32	±6		±79	±10			
BIAS CURRENT <sup>(2)</sup>												BIAS CURRENT(2)
Input Bias Current $V_{CM} = 0$ VDC $\pm 7$ $\pm 15$ $\pm 5$ $\pm 10$ $\pm 8$ $\pm 8$	±25 pA	±25	±8		±10	±5		±15	±7		$V_{CM} = 0VDC$	Input Bias Current
OFFSET CURRENT <sup>(2)</sup>												OFFSET CURRENT(2)
Input Offset Current $V_{CM} = 0$ VDC $\pm 0.6$ $\pm 10$ $\pm 0.4$ $\pm 5$ $\pm 1$	±15 pA	±15	±1		±5	±0.4		±10	±0.6		$V_{CM} = 0VDC$	Input Offset Current
NOISE												NOISE
Voltage, f <sub>O</sub> = 10Hz 100% tested (L) 37 30 40 37	nV/√Hz		37		40	30			37		100% tested (L)	Voltage, f <sub>O</sub> = 10Hz
100Hz 100% tested (L) 21 20 28 21	nV/√Hz		21		28	20			21		100% tested (L)	
1kHz 100% tested (L) 14 13 16 14	nV/√Hz		14		16	13			14		100% tested (L)	1kHz
10kHz (3) 12 11 13 12	nV/√ <del>Hz</del>		12		13	11			12		1.1	10kHz
20kHz <sup>(3)</sup>   11   10.5   13   11	nV/√Hz		11		13	10.5			11			20kHz
f <sub>B</sub> = 10Hz to 10kHz (3) 1.3 1.2 1.5 1.3	μVr <u>ms</u>		1.3		1.5	1.2			1.3			$f_B = 10Hz$ to $10kHz$
Current, f <sub>O</sub> = 0.1Hz thru 20kHz (3) 1.5 1.3 2 1.7	fA/√Hz		1.7		2	1.3			1.5		, (3) Ī	Current, $f_0 = 0.1Hz$ thru 20kHz
IMPEDANCE												IMPEDANCE
Differential   10 <sup>13</sup>    1   10 <sup>13</sup>    1   10 <sup>13</sup>    1   10 <sup>13</sup>    1	Ω    pF											Differential
Common-Mode   10 <sup>14</sup>    3   10 <sup>14</sup>    3   10 <sup>14</sup>    3	Ω    pF		1014    3			1014    3			1014    3			Common-Mode
VOLTAGE RANGE												VOLTAGE RANGE
Common-Mode Input Range $\pm 10.5$ $\pm 11.5$ $\pm 11$ $\pm 11.6$ $\pm 10.2$ $\pm 11$	V		±11	±10.2		±11.6	±11		±11.5	±10.5		Common-Mode Input Range
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	dB		90	78		96	85		95	80	$V_{IN} = \pm 10 VDC$	Common-Mode Rejection
OPEN-LOOP GAIN, DC												OPEN-LOOP GAIN, DC
Open-Loop Voltage Gain $R_L \ge 2k\Omega$ 95 115 100 118 90 110	dB		110	90		118	100		115	95	$R_L \ge 2k\Omega$	Open-Loop Voltage Gain
RATED OUTPUT												RATED OUTPUT
Voltage Output $R_1 = 2k\Omega$ $\pm 11$ $\pm 12.2$ $\pm 12$ $\pm 12.6$ $\pm 11$ $\pm 12$	V		±12	±11		±12.6	±12		±12.2	±11	$R_1 = 2k\Omega$	Voltage Output
Current Output $V_0 = \pm 10$ VDC $\pm 5$ $\pm 10$ $\pm 5$ $\pm 10$ $\pm 5$ $\pm 10$	mA		±10	±5		±10	±5		±10	±5		• .
Output Resistance DC, Open Loop 40 40 40	Ω		40			40			40		DC, Open Loop	Output Resistance
Load Capacitance Stability   Gain = +1   1000   1000   1000	pF		1000			1000			1000		Gain = +1	Load Capacitance Stability
Short Circuit Current   10   20   10   20   10   20   10   20	mA		20	10		20	10		20	10		Short Circuit Current
POWER SUPPLY												POWER SUPPLY
Rated Voltage ±15 ±15 ±15	VDC		±15			±15			±15			
Voltage Range,												Voltage Range,
Derated Performance         ±5         ±18         ±5         ±18         ±5	18 VDC	±18		±5	±18		±5	±18		±5		Derated Performance
Current, Quiescent         I <sub>O</sub> = 0mADC         6.5         9.5         6.2         9         6.5	10 mA	10	6.5	<u> </u>	9	6.2		9.5	6.5		$I_O = 0$ mADC	Current, Quiescent
TEMPERATURE RANGE												
Specification Ambient Temperature												Specification
		+70						-		-		
'		+85		-40	+125		-55	+125		-55	Ambient Temperature	Operating
θ <sub>JA</sub> 200 200 155	°C/W		155			200			200			$ heta_{\sf JA}$

NOTES: (1) See settling time test circuit in Figure 2. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Sample tested—this parameter is guaranteed on L grade only.



#### **ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)**

At  $V_{CC}$  = ±15VDC and  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

		OPA606KM		OPA606LM			OPA606KP				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE	Ambient Temp	0		+70	0		+70	0		+70	°C
Specification Range	Ambient Temp.	0		+70	0		+70	0		+70	10
INPUT OFFSET VOLTAGE <sup>(1)</sup> Input Offset Voltage Average Drift	V <sub>CM</sub> = 0VDC		±400 ±5	±2mV		±335 ±3	±750 ±5		±750 ±10	±3.5mV	μV μV/°C
Supply Rejection	$V_{CC} = \pm 10V \text{ to } \pm 18V$	80	98 ±13	±100	85	100 ±10	±56	78	95 ±18	±126	dΒ μV/V
BIAS CURRENT <sup>(1)</sup> Input Bias Current	V <sub>CM</sub> = 0VDC		±158	±339		±113	±226		±181	±566	pA
OFFSET CURRENT <sup>(1)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC		±14	±226		±9	±113		±23	±339	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±10VDC	±10.4 78	±11.4 92		±10.9 82	±11.5 95		±10 75	±10.9 88		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	90	106		95	112		88	104		dB
RATED OUTPUT Voltage Output Current Output	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$	±10.5 ±5	±12 ±10		±11.5 ±5	±12.4 ±10		±10.4 ±5	±11.8 ±10		V mA
POWER SUPPLY Current, Quiescent	I <sub>O</sub> = 0mADC		6.6	10		6.4	9.5		6.6	10.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	
Internal Power Dissipation (1)	500mW
Differential Input Voltage	±36VDC
Input Voltage Range	±18VDC
Storage Temperature Range	$M = -65^{\circ}C \text{ to } +150^{\circ}C$
	$P = -40^{\circ}C$ to $+85^{\circ}C$
Operating Temperature Range	$M = -55^{\circ}C$ to $+125^{\circ}C$
	$P = -40^{\circ}C$ to $+85^{\circ}C$
Lead Temperature (soldering, 10s)	+300°C
Output Short-Circuit Duration(3)	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on  $\theta_{JC}$  = 15°C/W or  $\theta_{JA}$ . (2) For supply voltages less than  $\pm 18$ VDC, the absolute maximum input voltage is equal to the negative supply voltage. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

#### **PACKAGE INFORMATION**


MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA606KM	TO-99	001
OPA606LM	TO-99	001
OPA606KP	Plastic DIP	006


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE
OPA606KM	TO-99	0°C to 70°C
OPA606LM	TO-99	0°C to 70°C
OPA606KP	Plastic DIP	0°C to 70°C


#### **CONNECTION DIAGRAMS**







#### **DICE INFORMATION**



<b>OPA606</b>	DIE	TOPO	)GRAI	PHY
---------------	-----	------	-------	-----

PAD	FUNCTION	
1	Offset Trim	
2	–In	
3	+ln	
4	-V <sub>S</sub>	
5	Offset Trim	
6	Output	
7	+V <sub>S</sub>	
8	NC	
NC	No Connection	

Substrate Bias: No Connection.

#### **MECHANICAL INFORMATION**


	MILS (0.001")	MILLIMETERS
Die Size Die Thickness Min. Pad Size	65 x 54 ±5 20 ±3 4 x 4	1.65 x 1.37 ±0.13 0.51 ±0.08 0.10 x 0.10
Backing Transistor Count		None 43


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





## **TYPICAL PERFORMANCE CURVES**


 $T_A = +25$ °C,  $V_{CC} = \pm 15$ VDC unless otherwise noted.


















## TYPICAL PERFORMANCE CURVES (CONT)


 $T_A$  = +25°C,  $V_{CC}$  = ±15V unless otherwise noted.




















## **TYPICAL PERFORMANCE CURVES (CONT)**

 $T_A = +25$ °C,  $V_{CC} = \pm 15$ V unless otherwise noted.









## **APPLICATIONS INFORMATION**

#### **OFFSET VOLTAGE ADJUSTMENT**

The OPA606 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.5\mu V/^{\circ}C$  for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA606 can replace most other amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

#### INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

If the input voltage exceeds the amplifier's negative supply voltage, input current limiting must be used to prevent damage.

#### **CIRCUIT LAYOUT**

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.

#### **GUARDING AND SHIELDING**

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA606. To avoid leakage problems, it is recommended that the signal input lead of the OPA606 be wired to a Teflon® standoff. If the OPA606 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).




FIGURE 2. Settling Time Test Circuit.




FIGURE 3. Connection of Input Guard.

## **APPLICATIONS CIRCUITS**




FIGURE 4. Inverting Amplifier.




FIGURE 5. Noninverting Buffer.






FIGURE 6. Absolute Value Current-to-Voltage Circuit.




FIGURE 7. High-Speed Photodetector.




FIGURE 8. Isolating Load Capacitance from Buffer.




FIGURE 9. Differential Input/Differential Output Amplifier.




FIGURE 10. Low Noise/Low Distortion RIAA Preamplifier.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated