
SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)



#### description/ordering information

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>†</sup>	†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVTH240RGYR	LXH240
	COIC DW	Tube	SN74LVTH240DW	LVTUOAO
	SOIC – DW	Tape and reel	SN74LVTH240DWR	LVTH240
	SOP - NS	Tape and reel	SN74LVTH240NSR	LVTH240
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH240DBR	LXH240
	TOOOD DW	Tube	SN74LVTH240PW	1.7/1040
	TSSOP – PW	Tape and reel	SN74LVTH240PWR	LXH240
	VFBGA – GQN	Tone and week	SN74LVTH240GQNR	1.7/1040
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVTH240ZQNR	LXH240
	CDIP – J	Tube	SNJ54LVTH240J	SNJ54LVTH240J
-55°C to 125°C	CFP – W	Tube	SNJ54LVTH240W	SNJ54LVTH240W
	LCCC - FK	Tube	SNJ54LVTH240FK	SNJ54LVTH240FK

<sup>&</sup>lt;sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SN54LVTH240, SN74LVTH240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

#### description/ordering information (continued)


These devices are organized as two 4-bit buffer/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the devices pass data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

# SN74LVTH240 . . . GQN OR ZQN PACKAGE (TOP VIEW)



#### terminal assignments


	1	2	3	4
Α	1A1	1 <del>OE</del>	$V_{CC}$	2 <del>0E</del>
В	1A2	2A4	2Y4	1Y1
С	1A3	2Y3	2A3	1Y2
D	1A4	2A2	2Y2	1Y3
Е	GND	2Y1	2A1	1Y4

# FUNCTION TABLE (each 4-bit buffer)

INPL	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z



#### logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V	to $V_{CC} + 0.5 V$
Current into any output in the low state, Io: SN54LVTH240	96 mA
SN74LVTH240	
Current into any output in the high state, IO (see Note 2): SN54LVTH240	48 mA
SN74LVTH240	64 mA
Input clamp current, $I_{IK}(V_I < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	70°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T <sub>stq</sub> –	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



## SN54LVTH240, SN74LVTH240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

#### recommended operating conditions (see Note 5)

			SN54LV	TH240	SN74LV	LINUT	
			MIN	MAX	MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V	
V <sub>I</sub>	Input voltage			5.5		5.5	V
I <sub>OH</sub>	High-level output current			-24		-32	mA
l <sub>OL</sub>	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		7707.001	IDITIONS	SN54	LVTH24	0	SN74	LINUT			
PA	RAMEIER	TEST CON	NUTTIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
$V_{IK}$		$V_{CC} = 2.7 \text{ V},$	$I_I = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2				
V		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
$V_{OH}$		V 0V	$I_{OH} = -24 \text{ mA}$	2						V	
		V <sub>CC</sub> = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V 07V	$I_{OL} = 100 \mu A$			0.2			0.2		
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5		
.,			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
$V_{OL}$		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
		v <sub>CC</sub> = 3 v	$I_{OL} = 48 \text{ mA}$			0.55					
			$I_{OL} = 64 \text{ mA}$						0.55		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	^	
I <sub>I</sub>	Data inputa	V26V	$V_I = V_{CC}$			1			1	μΑ	
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_I = 0$			-5			-5		
I <sub>off</sub>		$V_{CC} = 0$ , $V_I$ or $V_O = 0$ t	o 4.5 V						±100	μΑ	
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75				
I <sub>I(hold)</sub>	Data inputs	ACC = 2 A	V <sub>I</sub> = 2 V	-75			-75			μΑ	
·i(riolu)	Jana III paro	$V_{CC} = 3.6 V^{\ddagger},$	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						500 -750	μ	
$I_{OZH}$		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ	
I <sub>OZL</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			-5			-5	μΑ	
I <sub>OZPU</sub>		$V_{CC} = 0$ to 1.5 V, $V_{O} = \overline{OE} = don't care$	0.5 V to 3 V,			±100*			±100	μА	
I <sub>OZPD</sub>		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = \overline{OE} = \text{don't care}$	0.5 V to 3 V,			±100*			±100	μΑ	
		$V_{CC} = 3.6 \text{ V},$	Outputs high			0.19			0.19		
I <sub>CC</sub>		$I_{O} = 0$ ,	Outputs low			5	5			mA	
	$V_I = V_{CC}$ or GND		Outputs disabled			0.19			0.19		
Δl <sub>CC</sub> §	$\begin{array}{c} V_{CC} = 3 \text{ V to } 3.6 \text{ V,} \\ \text{One input at } V_{CC} - 0.6 \\ \text{Other inputs at } V_{CC} \text{ or} \end{array}$					0.2			0.2	mA	
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0			3			3		pF	
Co		$V_O = 3 V \text{ or } 0$			7			7		pF	

 $<sup>\</sup>ast$  On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN54LVTH240, SN74LVTH240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)		SN54L\	/TH240			SN7	4LVTH2	240		
PARAMETER	FROM (INPUT)		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
t <sub>PLH</sub>	^	Υ	0.9	4.3		5.1	1.1	2.2	3.8		4.6	20
t <sub>PHL</sub>	Α		1.2	4.7		4.9	1.3	2.6	4		4.2	ns
t <sub>PZH</sub>	ŌĒ	Υ	1	5.7		6.7	1.1	2.6	4.6		5.6	20
t <sub>PZL</sub>	ÖE	Ť	1.2	5.5		6.2	1.4	2.7	4.4		5	ns
t <sub>PHZ</sub>	ŌĒ	Υ	1	5.1		5.2	2	2.9	4.4		4.6	20
t <sub>PLZ</sub>	OE	Y	1.1	5.4		5.4	1.8	3	4.3		4.3	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{Q}$  = 50  $\Omega$ ,  $t_{r} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## **PACKAGE OPTION ADDENDUM**



6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9950801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9950801Q2A SNJ54LVTH 240FK	Samples
5962-9950801QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9950801QR A SNJ54LVTH240J	Samples
5962-9950801QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9950801QS A SNJ54LVTH240W	Samples
SN74LVTH240DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH240	Samples
SN74LVTH240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH240	Samples
SN74LVTH240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH240	Samples
SN74LVTH240DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH240	Samples
SN74LVTH240NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH240	Samples
SN74LVTH240PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH240	Samples
SN74LVTH240PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH240	Samples
SNJ54LVTH240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9950801Q2A SNJ54LVTH 240FK	Samples
SNJ54LVTH240J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9950801QR A SNJ54LVTH240J	Samples
SNJ54LVTH240W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9950801QS A SNJ54LVTH240W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

#### PACKAGE OPTION ADDENDUM



ww.ti.com 6-Feb-2020

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVTH240, SN74LVTH240:

Catalog: SN74LVTH240

Military: SN54LVTH240

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



## **PACKAGE OPTION ADDENDUM**


6-Feb-2020

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVTH240NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVTH240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 2-Oct-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH240DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVTH240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVTH240NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVTH240PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20




#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated