

FEATURES

Micropower at high voltage (18 V): 22 µA maximum Low input bias current: 20 pA maximum Gain bandwidth product: 240 kHz at A_V =100 typical **Unity-gain crossover: 240 kHz −3 dB closed-loop bandwidth: 310 kHz Slew rate: 80 V/ms Large signal voltage gain: 110 dB minimum Single-supply operation: 2.7 V to 18 V Dual-supply operation: ±1.35 V to ±9 V Unity-gain stable Excellent electromagnetic interference immunity**

APPLICATIONS

Portable medical equipment Remote sensors Transimpedance amplifiers Current monitors 4 mA to 20 mA loop drivers Buffer/level shifting

GENERAL DESCRIPTION

The [AD8546 a](http://www.analog.com/AD8546)n[d AD8548](http://www.analog.com/AD8548) are dual and quad micropower, high input impedance amplifiers optimized for low power and wide operating supply voltage range applications.

The [AD8546/](http://www.analog.com/AD8546)[AD8548 r](http://www.analog.com/AD8548)ail-to-rail input/output (RRIO) feature provides increased dynamic range to drive low frequency data converters, making these amplifiers ideal for dc gain and buffering of sensor front ends or high impedance input sources used in wireless or remote sensors or transmitters. The [AD8546/](http://www.analog.com/AD8546) [AD8548 a](http://www.analog.com/AD8548)lso have high immunity to electromagnetic interference.

The low supply current specification (22 μ A) of the [AD8546/](http://www.analog.com/AD8546) [AD8548 o](http://www.analog.com/AD8548)ver a wide operating voltage range of 2.7 V to 18 V or dual supplies $(\pm 1.35 \text{ V to } \pm 9 \text{ V})$ makes these amplifiers useful for a variety of battery-powered, portable applications, such as ECGs, pulse monitors, glucose meters, smoke and fire detectors, vibration monitors, and backup battery sensors.

The [AD8546/](http://www.analog.com/AD8546)[AD8548 a](http://www.analog.com/AD8548)re specified over the extended industrial temperature range of −40°C to +125°C. The [AD8546 i](http://www.analog.com/AD8546)s available in an 8-lead MSOP package; th[e AD8548 i](http://www.analog.com/AD8548)s available in a 14-lead SOIC_N package.

22 µA, RRIO, CMOS, 18 V Operational Amplifier

Data Sheet **[AD8546](http://www.analog.com/AD8546)/[AD8548](http://www.analog.com/AD8548)**

PIN CONFIGURATIONS

Figure 2[. AD8548 \(](http://www.analog.com/AD8548)14-Lead SOIC_N)

¹ Se[e www.analog.com f](http://www.analog.com/)or the latest selection of micropower op amps.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=%20AD8546/AD8548.pdf&page=%201&product=AD8546/AD8548&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2012 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

9/12—Rev. B to Rev. C

4/12—Rev. A to Rev. B

4/11—Rev. 0 to Rev. A

Changes to Product Title, Features Section, Applications Section, General Description Section, and Table 1................................

1/11—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—18 V OPERATION

 $\rm V_{\rm \scriptscriptstyle SY}=18$ V, $\rm V_{\rm \scriptscriptstyle CM}$ = $\rm V_{\rm \scriptscriptstyle SY}/2,$ $\rm T_{\rm A}$ = 25°C, unless otherwise noted.

Table 2.

ELECTRICAL CHARACTERISTICS—10 V OPERATION

 V_{SY} = 10 V, V_{CM} = $V_{SY}/2$, T_A = 25°C, unless otherwise noted.

Table 3.

ELECTRICAL CHARACTERISTICS—2.7 V OPERATION

 V_{SY} = 2.7 V, V_{CM} = $V_{SY}/2$, T_A = 25°C, unless otherwise noted.

Table 4.

ABSOLUTE MAXIMUM RATINGS

Table 5.

¹ The input pins have clamp diodes to the power supply pins. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 $\theta_{\scriptscriptstyle IA}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages using a standard 4-layer board.

Table 6. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Data Sheet **AD8546/AD8548**

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise noted.

Figure 8. Input Offset Voltage vs. Common-Mode Voltage

Figure 12. Input Offset Voltage vs. Common-Mode Voltage

Figure 14. Input Bias Current vs. Common-Mode Voltage

Figure 10. Input Bias Current vs. Temperature

Figure 11. Input Bias Current vs. Common-Mode Voltage

Figure 15. Output Voltage (V_{OH}) to Supply Rail vs. Load Current

Figure 16. Output Voltage (V_{OL}) to Supply Rail vs. Load Current

Figure 17. Output Voltage (V_{OH}) vs. Temperature

Data Sheet **AD8546/AD8548**

Figure 18. Output Voltage (V_{OH}) to Supply Rail vs. Load Current

Figure 20. Output Voltage (V_{OH}) vs. Temperature

Figure 22. Supply Current per Amplifier vs. Common-Mode Voltage

Figure 23. Supply Current per Amplifier vs. Supply Voltage

Figure 25. Supply Current per Amplifier vs. Common-Mode Voltage

Figure 26. Supply Current per Amplifier vs. Temperature

135 60 VSY = 2.7V RL = 1MΩ PHASE 40 90 OPEN-LOOP GAIN (dB) **OPEN-LOOP GAIN (dB) 45 20 PHASE** (Degrees) **PHASE (Degrees) GAIN 0 0 –20 –45** $\mathbf{\mathbf{\mathsf{H}}}$ **CL = 10pF –90 –40 CL = 100pF –60** ⊥I _{–135}
1М 09585-027 **1k 10k 100k 1M FREQUENCY (Hz)** Figure 27. Open-Loop Gain and Phase vs. Frequency

60 $\overline{11111}$ $V_{SY} = 2.7V$ **AV = +100 40** CLOSED-LOOP GAIN (dB) **CLOSED-LOOP GAIN (dB) AV = +10 20** A_V **0 –20 –40 –60** 028 **100 1k 10k 100k 1M FREQUENCY (Hz)** Figure 28. Closed-Loop Gain vs. Frequency

Figure 29. Output Impedance vs. Frequency

Figure 32. Output Impedance vs. Frequency

Data Sheet **AD8546/AD8548**

Data Sheet **AD8546/AD8548**

1000 $V_{SY} = 2.7V$ ₩ VOLTAGE NOISE DENSITY (nV/VHz) **VOLTAGE NOISE DENSITY (nV/ Hz) 100 10** ₩ Ⅲ 1 L
10 09585-051 **10 100 1k 10k 100k 1M FREQUENCY (Hz)**

Figure 51. Voltage Noise Density vs. Frequency

Figure 53. Output Swing vs. Frequency

Data Sheet **AD8546/AD8548**

Figure 56. Output Swing vs. Frequency

Figure 60. Channel Separation vs. Frequency

APPLICATIONS INFORMATION

The [AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) are low input bias current, micropower CMOS amplifiers that operate over a wide supply voltage range of 2.7 V to 18 V. Th[e AD8546/](http://www.analog.com/AD8546)[AD8548 a](http://www.analog.com/AD8548)lso employ unique input and output stages to achieve rail-to-rail input and output ranges with very low supply current.

INPUT STAGE

[Figure 61](#page-16-2) shows the simplified schematic of th[e AD8546/](http://www.analog.com/AD8546)[AD8548.](http://www.analog.com/AD8548) The input stage comprises two differential transistor pairs: an NMOS pair (M1, M2) and a PMOS pair (M3, M4). The input common-mode voltage determines which differential pair turns on and is more active than the other.

The PMOS differential pair is active when the input voltage approaches and reaches the lower supply rail. The NMOS differential pair is needed for input voltages up to and including the upper supply rail. This topology allows the amplifier to maintain a wide dynamic input voltage range and maximize signal swing to both supply rails. For the greater part of the input common-mode voltage range, the PMOS differential pair is active.

Differential pairs commonly exhibit different offset voltages. The handoff from one pair to the other creates a step-like characteristic that is visible in the $\rm V_{\rm OS}$ vs. $\rm V_{\rm CM}$ graphs (see Figure 5 an[d Figure 8\)](#page-6-2). This characteristic is inherent in all rail-to-rail amplifiers that use the dual differential pair topology. Therefore, always choose a common-mode voltage that does not include the region of handoff from one input differential pair to the other.

Additional steps in the V_{OS} vs. V_{CM} graphs are also visible as the input common-mode voltage approaches the power supply rails. These changes are a result of the load transistors (M8, M9, M14, and M15) running out of headroom. As the load transistors are forced into the triode region of operation, the mismatch of their drain impedances contributes to the offset voltage of the amplifier. This problem is exacerbated at high temperatures due to the decrease in the threshold voltage of the input transistors. See [Figure 9](#page-7-0) an[d Figure 12](#page-7-1) for typical performance data.

Current Source I1 drives the PMOS transistor pair. As the input common-mode voltage approaches the upper rail, I1 is steered away from the PMOS differential pair through the M5 transistor. The bias voltage, VB1, controls the point where this transfer occurs.

M5 diverts the tail current into a current mirror consisting of the M6 and M7 transistors. The output of the current mirror then drives the NMOS transistor pair. Note that the activation of this current mirror causes a slight increase in supply current at high common-mode voltages (see [Figure 22](#page-9-0) an[d Figure 25\)](#page-9-1).

The [AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) achieve their high performance by using low voltage MOS devices for their differential inputs. These low voltage MOS devices offer excellent noise and bandwidth per unit of current. Each differential input pair is protected by proprietary regulation circuitry (not shown in [Figure 61\)](#page-16-2). The regulation circuitry consists of a combination of active devices, which maintain the proper voltages across the input pairs during normal operation, and passive clamping devices, which protect the amplifier during fast transients. However, these passive clamping devices begin to forward-bias as the common-mode voltage approaches either power supply rail. This causes an increase in the input bias current (see [Figure 11](#page-7-2) an[d Figure 14\)](#page-7-3).

The input devices are also protected from large differential input voltages by clamp diodes (D1 and D2). These diodes are buffered from the inputs with two 10 kΩ resistors (R1 and R2). The differential diodes turn on when the differential input voltage exceeds approximately 600 mV; in this condition, the differential input resistance drops to 20 kΩ.

OUTPUT STAGE

The [AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) feature a complementary output stage consisting of the M16 and M17 transistors (se[e Figure 61\)](#page-16-2). These transistors are configured in a Class AB topology and are biased by the voltage source, VB2. This topology allows the output voltage to go within millivolts of the supply rails, achieving a rail-to-rail output swing. The output voltage is limited by the output impedance of the transistors, which are low R_{ON} MOS devices. The output voltage swing is a function of the load current and can be estimated using the output voltage to supply rail vs. load current graphs (see [Figure 15,](#page-8-0) [Figure 16,](#page-8-1) [Figure 18,](#page-8-2) and [Figure 19\)](#page-8-3).

RAIL-TO-RAIL INPUT AND OUTPUT

Th[e AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) feature rail-to-rail input and output with a supply voltage from 2.7 V to 18 V[. Figure 62 s](#page-17-3)hows the input and output waveforms of the [AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) configured as a unitygain buffer with a supply voltage of ±9 V and a resistive load of 1 MΩ. With an input voltage of ±9 V, th[e AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) allow the output to swing very close to both rails. Additionally, the [AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) do not exhibit phase reversal.

RESISTIVE LOAD

The feedback resistor alters the load resistance that an amplifier sees. Therefore, it is important to carefully select the value of the feedback resistors used with th[e AD8546/](http://www.analog.com/AD8546)[AD8548.](http://www.analog.com/AD8548) The amplifiers are capable of driving resistive loads down to 100 kΩ. Th[e Inverting](#page-17-4) [Op Amp Configuration](#page-17-4) section and the [Noninverting Op Amp](#page-17-5) [Configuration](#page-17-5) section show how the feedback resistor changes the actual load resistance seen at the output of the amplifier.

Inverting Op Amp Configuration

[Figure 63 s](#page-17-6)hows th[e AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) in an inverting configuration with a resistive load, R_{L} , at the output. The actual load seen by the amplifier is the parallel combination of the feedback resistor, R2, and the load, R_L . For example, the combination of a feedback resistor of 1 kΩ and a load of 1 MΩ results in an equivalent load resistance of 999 Ω at the output. Because the [AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) are incapable of driving such a heavy load, performance degrades greatly.

To avoid loading the output, use a larger feedback resistor, but consider the effect of resistor thermal noise on the overall circuit.

Figure 63. Inverting Op Amp Configuration

Noninverting Op Amp Configuration

[Figure 64](#page-17-7) shows th[e AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) in a noninverting configuration with a resistive load, R_L , at the output. The actual load seen by the amplifier is the parallel combination of $R1 + R2$ and R_L .

Figure 64. Noninverting Op Amp Configuration

Data Sheet **AD8546/AD8548**

COMPARATOR OPERATION

An op amp is designed to operate in a closed-loop configuration with feedback from its output to its inverting input. [Figure 65](#page-18-1) shows th[e AD8546](http://www.analog.com/AD8546) configured as a voltage follower with an input voltage that is always kept at the midpoint of the power supplies. The same configuration is applied to the unused channel. A1 and A2 indicate the placement of ammeters to measure supply current. I_{sy} + refers to the current flowing from the upper supply rail to the op amp, and I_{SY}− refers to the current flowing from the op amp to the lower supply rail.

Figure 65. Voltage Follower Configuration

As expected[, Figure 66 s](#page-18-2)hows that in normal operating condition, the total current flowing into the op amp is equivalent to the total current flowing out of the op amp, where I_{ST} + = I_{ST} = 36 µA for the [AD8546](http://www.analog.com/AD8546) at V_{sy} = 18 V.

Figure 66. Supply Current vs. Supply Voltage (Voltage Follower)

In contrast to op amps, comparators are designed to work in an open-loop configuration and to drive logic circuits. Although op amps are different from comparators, occasionally an unused section of a dual or quad op amp is used as a comparator to save board space and cost; however, this is not recommended.

[Figure 67 a](#page-18-3)n[d Figure 68](#page-18-4) show the [AD8546](http://www.analog.com/AD8546) configured as a comparator, with 100 k Ω resistors in series with the input pins. The unused channel is configured as a buffer with the input voltage kept at the midpoint of the power supplies.

Figure 67. Comparator Configuration A

Figure 68. Comparator Configuration B

The [AD8546](http://www.analog.com/AD8546)[/AD8548](http://www.analog.com/AD8548) have input devices that are protected from large differential input voltages by Diode D1 and Diode D2 (see [Figure 61\)](#page-16-2). These diodes consist of substrate PNP bipolar transistors and turn on when the differential input voltage exceeds approximately 600 mV; however, these diodes also allow a current path from the input to the lower supply rail, resulting in an increase in the total supply current of the system. As shown in [Figure 69,](#page-18-5) both configurations yield the same result. At 18 V of power supply, I_{ST} + remains at 36 μ A per dual amplifier, but I_{SY} $-$ increases to 140 μA in magnitude per dual amplifier.

Figure 69. Supply Current vs. Supply Voltage [\(AD8546](http://www.analog.com/AD8546) as a Comparator)

Note that 100 kΩ resistors are used in series with the input of the op amp. If smaller resistor values are used, the supply current of the system increases much more. For more information about using op amps as comparators, see the [AN-849 Application Note,](http://www.analog.com/AN-849) Using Op Amps as Comparators.

EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency electromagnetic interference (EMI). In the event where signal strength is low and transmission lines are long, an op amp must accurately amplify the input signals. However, all op amp pins the noninverting input, inverting input, positive supply, negative supply, and output pins—are susceptible to EMI signals. These high frequency signals are coupled into an op amp by various means such as conduction, near field radiation, or far field radiation. For instance, wires and PCB traces can act as antennas and pick up high frequency EMI signals.

Op amps, such as th[e AD8546](http://www.analog.com/AD8546) an[d AD8548,](http://www.analog.com/AD8548) do not amplify EMI or RF signals because of their relatively low bandwidth. However, due to the nonlinearities of the input devices, op amps can rectify these out-of-band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

To describe the ability of th[e AD8546/](http://www.analog.com/AD8546)[AD8548](http://www.analog.com/AD8548) to perform as intended in the presence of an electromagnetic energy, the electromagnetic interference rejection ratio (EMIRR) of the noninverting pin is specified i[n Table 2,](#page-2-2) [Table 3,](#page-3-1) an[d Table 4](#page-4-1) of the [Specifications](#page-2-0) section. A mathematical method of measuring EMIRR is defined as follows:

4 mA TO 20 mA PROCESS CONTROL CURRENT LOOP TRANSMITTER

A 2-wire current transmitter is often used in distributed control systems and process control applications to transmit analog signals between sensors and process controllers[. Figure 71](#page-19-2) shows a 4 mA to 20 mA current loop transmitter.

Figure 71. 4 mA to 20 mA Current Loop Transmitter

The transmitter is powered directly from the control loop power supply, and the current in the loop carries signal from 4 mA to 20 mA. Thus, 4 mA establishes the baseline current budget within which the circuit must operate.

The [AD8546](http://www.analog.com/AD8546) is an excellent choice due to its low supply current of 33 μA per amplifier over temperature and supply voltage. The current transmitter controls the current flowing in the loop, where a zero-scale input signal is represented by 4 mA of current and a full-scale input signal is represented by 20 mA. The transmitter also floats from the control loop power supply, V_{DD} , whereas signal ground is in the receiver. The loop current is measured at the load resistor, R_{L} , at the receiver side.

With a zero-scale input, a current of V_{REF}/R_{NULL} flows through R'. This creates a current, ISENSE, that flows through the sense resistor, as determined by the following equation:

$$
I_{\text{\tiny SENSE, MIN}} = (V_{\text{\tiny REF}} \times R^{\texttt{'}})/(R_{\text{\tiny NULL}} \times R_{\text{\tiny SENSE}})
$$

With a full-scale input voltage, current flowing through R' is increased by the full-scale change in $V_{\text{IN}}/R_{\text{SPAN}}$. This creates an increase in the current flowing through the sense resistor.

 $I_{\text{SENSE, DELTA}} = (Full-Scale Change in V_{IN} \times R')/(R_{SPAN} \times R_{\text{SENSE}})$ Therefore,

$$
I_{\text{SENSE, MAX}} = I_{\text{SENSE, MIN}} + I_{\text{SENSE, DELTA}}
$$

When $R' >> R_{SENSE}$, the current through the load resistor at the receiver side is almost equivalent to I_{SENSE} .

[Figure 71](#page-19-2) shows a design for a full-scale input voltage of 5 V. At 0 V of input, the loop current is 3.5 mA, and at a full-scale input of 5 V, the loop current is 21 mA. This allows software calibration to fine-tune the current loop to the 4 mA to 20 mA range.

Together, th[e AD8546](http://www.analog.com/AD8546) and the [ADR125](http://www.analog.com/ADR125) consume quiescent current of only 160 µA, making 3.34 mA current available to power additional signal conditioning circuitry or to power a bridge circuit.

OUTLINE DIMENSIONS

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

NOTES

www.analog.com

©2011–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09585-0-9/12(C)

Rev. C | Page 24 of 24