

STW30N80K5

N-channel 800 V, 0.15 Ω typ., 24 A, MDmesh[™] K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features table

Order code	VDS	RDS(on) max.	ID
STW30N80K5	800 V	0.18 Ω	24 A

Features

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STW30N80K5	30N80K5	TO-247	Tube

DocID028638 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	9
4	Packag	e information	10
	4.1	TO-247 package information	
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	800	V
V _{GS}	Gate-source voltage	± 30	V
ID	Drain current (continuous) at T _c = 25 °C	24	А
ID	Drain current (continuous) at $T_c = 100 \text{ °C}$ 15		А
Idм ⁽¹⁾	Drain current (pulsed)	96	А
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	- 55 to 150	-0

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area

 $^{(2)}I_{SD<}$ 24 A, di/dt < 100 A/µs, V_DSpeak < V $_{(BR)DSS}$, V_DD= 80% V $_{(BR)DSS}$ $^{(3)}V_{DS}$ = 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
Rthj-amb	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax} .)	8	А
Eas	Single pulse avalanche energy		mJ



(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states	le 5: On/off state:	s
------------------------	---------------------	---

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1$ mA, $V_{GS}= 0$ V	800			V
	Zero gate voltage	V_{GS} = 0 V, V_{DS} = 800 V			1	μA
I _{DSS}	drain current	V_{GS} = 0 V, V_{DS} = 800 V, T_{C} = 125 °C ⁽¹⁾			50	μA
Igss	Gate source leakage current	V_{DS} = 0 V, V_{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 100 μ A	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 12 \text{ A}$		0.15	0.18	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1530	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	145	-	pF
Crss	Reverse transfer capacitance		-	1.2	-	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related	V _{GS} = 0 V, V _{DS} = 0 to 640 V	-	91	-	pF
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related		-	244	-	pF
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 24 \text{ A},$ $V_{GS} = 10 \text{ V}$ (See Figure 16: "Test circuit for gate charge behavior")	-	43	-	nC
Qgs	Gate-source charge		-	12.8	-	nC
Q _{gd}	Gate-drain charge		-	24.2	-	nC
Rg	Gate input resistance	f =1 MHz, I _D = 0 A	-	3.5	-	Ω

Table 6: Dynamic

Notes:

 $^{(1)} Energy$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}\text{Time}$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



	Table 7: Switching times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(on)	Turn-on delay time	V_{DS} = 400 V, $I_{D}\text{=}$ 12 A, R_{G} = 4.7 Ω	-	21	-	ns	
tr	Rise time	V _{GS} = 10 V (See <i>Figure 15: "Test circuit for</i>	-	15	-	ns	
td(off)	Turn-off delay time	resistive load switching times" and	-	100	-	ns	
tr	Fall time	Figure 20: "Switching time waveform")	-	13.5	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Symbol	Farameter			тур.	wax.	Unit
I _{SD}	Source-drain current		-		24	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		96	А
V _{SD} ⁽²⁾	Forward on voltage	I_{SD} = 24 A, V_{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 24 A, di/dt = 100 A/µs V _{DD} = 60 V (See Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	555		ns
Qrr	Reverse recovery charge		-	9.95		μC
I _{RRM}	Reverse recovery current		-	36		А
trr	Reverse recovery time	$I_{SD} = 24$ A, di/dt = 100 A/µs $V_{DD} = 60$ V, $T_j = 150$ °C (See Figure 17: "Test circuit for	-	765		ns
Qrr	Reverse recovery charge		-	13.2		μC
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	34.5		А

Notes:

⁽¹⁾Pulse width limited by safe operating area.


 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%.


Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ±1 mA, I_D = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.












DocID028638 Rev 2














STW30N80K5






3 Test circuits








57

DocID028638 Rev 2

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-247 package information



STW30N80K5

Package information

JK5			Package information	
Table 10: TO-247 package mechanical data				
Dim.	mm.			
	Min.	Тур.	Max.	
A	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
с	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	



5 Revision history

Table 11: Document revision history

Date	Revision	Changes
03-Dec-2015	1	First release.
21-Mar-2016	2	Document status promoted from preliminary to production data. Minor text changes.



STW30N80K5

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

