



Sample &

Buy







CSD23203W

SLPS533A-DECEMBER 2014-REVISED AUGUST 2016

# CSD23203W –8-V P-Channel NexFET™ Power MOSFET

#### Features 1


- Ultra-Low Q<sub>a</sub> and Q<sub>ad</sub>
- Low R<sub>DS(on)</sub>
- Small Footprint
- Low Profile 0.62-mm Height
- Lead Free
- **RoHS** Compliant
- Halogen Free
- CSP 1-mm × 1.5-mm Wafer Level Package


#### 2 Applications

- **Battery Management**
- Load Switch
- **Battery Protection**

## 3 Description

This 16.2-mΩ, -8-V, P-Channel device is designed to deliver the lowest on-resistance and gate charge in a small 1 × 1.5 mm outline with excellent thermal characteristics in an ultra-low profile.





#### **Product Summary**

T <sub>A</sub> = 25°	С	TYPICAL VAL	UE.	UNIT
V <sub>DS</sub>	Drain-to-Source Voltage	-8		V
Qg	Gate Charge Total (-4.5 V)	4.9		nC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	0.6		nC
		$V_{GS} = -1.8 V$	35	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = -2.5 V$	22	mΩ
		$V_{GS} = -4.5 V$	16.2	mΩ
V <sub>GS(th)</sub>	Voltage Threshold	-0.8		٧

#### Device Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD23203W	3000	7-Inch Reel	1.00-mm × 1.50-mm	Tape
CSD23203WT	250		Wafer Level Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.


#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	25°C	VALUE	UNIT
$V_{\text{DS}}$	Drain-to-Source Voltage	-8	V
$V_{GS}$	Gate-to-Source Voltage	-6	V
ID	Continuous Drain Current <sup>(1)</sup>	-3	А
I <sub>DM</sub>	Pulsed Drain Current <sup>(2)</sup>	-54	А
PD	Power Dissipation	0.75	W
T <sub>J,</sub> T <sub>stg</sub>	Operating Junction, Storage Temperature	-55 to 150	°C

(1) Device operating at a temperature of 105°C.

(2) Typ  $R_{\theta JA} = 170^{\circ}C/W$ , pulse width  $\leq 100 \ \mu s$ , duty cycle  $\leq 1\%$ .

#### **Gate Charge**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Spe	cifications
	5.1	Electrical Characteristics
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4
6	Dev	ice and Documentation Support7

	6.1	Receiving Notification of Documentation Updates	7
	6.2	Community Resources	7
	6.3	Trademarks	7
	6.4	Electrostatic Discharge Caution	7
	6.5	Glossary	7
7		hanical, Packaging, and Orderable rmation	8
	7.1	CSD23203W Package Dimensions	8
	7.2	Land Pattern Recommendation	9
	7.3	Tape and Reel Information	9

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (December 2014) to Revision A

#### Page

•	Corrected MOSFET body tie in Top View image.	1
•	Added Receiving Notification of Documentation Updates and Community Resources sections	7

### **5** Specifications

#### 5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				, i	
BV <sub>DSS</sub>	Drain-to-source voltage	$V_{GS} = 0 V, I_D = -250 \mu A$	-8			V
I <sub>DSS</sub>	Drain-to-source leakage current	$V_{GS} = 0 V, V_{DS} = -6.4 V$			-1	μA
I <sub>GSS</sub>	Gate-to-source leakage current	$V_{DS} = 0 V, V_{GS} = -6 V$			-100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	-0.6	-0.8	-1.1	V
		$V_{GS} = -1.8 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		35	53	mΩ
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Drain-to-source on-resistance	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		22	26.5	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		16.2	19.4	mΩ
g <sub>fs</sub>	Transconductance	$V_{DS} = -0.8 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		14		S
DYNAMI	C CHARACTERISTICS	i				
CISS	Input capacitance			703	914	pF
	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -4 V, <i>f</i> = 1 MHz		391	508	pF
	Reverse transfer capacitance			133	172	pF
	Gate charge total (-4.5 V)			4.9	6.3	nC
*	Gate charge gate-to-drain			0.6		nC
	Gate charge gate-to-source	$V_{DS} = -4 V, I_D = -1.5 A$		1.3		nC
v	Gate charge at V <sub>th</sub>			0.6		nC
	Output charge	$V_{DS} = -4 V, V_{GS} = 0 V$		1.9		nC
	Turnon delay time			14		ns
, <i>,</i>	Rise time	$V_{DS} = -4 V$ , $V_{GS} = -4.5 V$ , $I_{D} = -1.5 A$		12		ns
t <sub>d(off)</sub>	Turnoff delay time	$R_G = 10 \Omega$		58		ns
	Fall time			27		ns
DIODE C	CHARACTERISTICS	I			I	
$V_{SD}$	Diode forward voltage	$I_{\rm S} = -1.5$ A, $V_{\rm GS} = 0$ V		-0.75	-1	V
	Reverse recovery charge	$V_{DS} = -4.7 \text{ V}, I_F = -1.5 \text{ A}$		6.1		nC
t <sub>rr</sub>	Reverse recovery time	$di/dt = 100 \text{ A}/\mu\text{s}$		21		ns

#### 5.2 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	THERMAL METRIC	MIN TYP	MAX	UNIT
	Junction-to-ambient thermal resistance <sup>(1)</sup>	170		°C/W
п	R <sub>0JA</sub> Junction-to-ambient thermal resistance <sup>(2)</sup>	55		-C/W


Device mounted on FR4 material with minimum Cu mounting area.
Device mounted on FR4 material with 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu.

#### CSD23203W SLPS533A - DECEMBER 2014 - REVISED AUGUST 2016

**EXAS** 


NSTRUMENTS

www.ti.com



## 5.3 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$  (unless otherwise stated)





#### **Typical MOSFET Characteristics (continued)**


 $T_A = 25^{\circ}C$  (unless otherwise stated)





## **Typical MOSFET Characteristics (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise stated)



6



### 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


ÈXAS **NSTRUMENTS** 


www.ti.com

#### Mechanical, Packaging, and Orderable Information 7

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### CSD23203W Package Dimensions 7.1





#### **Front View**


NOTE: All dimensions are in mm (unless otherwise specified).

POSITION	DESIGNATION										
C1, C2	Drain										
A1	Gate										
A2, B1, B2	Source										

## Table 1 Pinout



#### 7.2 Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified).



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD23203W	ACTIVE	DSBGA	YZC	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		23203	Samples
CSD23203WT	ACTIVE	DSBGA	YZC	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-55 to 150	23203	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD23203W	ACTIVE	DSBGA	YZC	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		23203	Samples
CSD23203WT	ACTIVE	DSBGA	YZC	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-55 to 150	23203	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD23203W	DSBGA	YZC	6	3000	180.0	8.4	1.18	1.68	0.83	4.0	8.0	Q1
CSD23203WT	DSBGA	YZC	6	250	180.0	8.4	1.18	1.68	0.83	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Mar-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD23203W	DSBGA	YZC	6	3000	182.0	182.0	20.0
CSD23203WT	DSBGA	YZC	6	250	182.0	182.0	20.0

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated