74LV4094

8-stage shift-and-store bus register Rev. 4 — 19 December 2011

Product data sheet

General description 1.

The 74LV4094 is a low voltage Si-gate CMOS device and is pin and functional compatible with 74HC4094; 74HCT4094.

The 74LV4094 is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (OE) signal is HIGH.

Two serial outputs (QS1 and QS2) are available for cascading a number of 74LV4094 devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading 74LV4094 devices when the clock has a slow rise time.

Features and benefits 2.

- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical output ground bounce < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at V_{CC} = 3.3 V and $T_{amb} = 25 \, ^{\circ}C$
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from −40 °C to +85 °C and from −40 °C to +125 °C

Applications

- Serial-to-parallel data conversion
- Remote control holding register




8-stage shift-and-store bus register

4. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74LV4094N	−40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74LV4094D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LV4094DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74LV4094PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

5. Functional diagram



8-stage shift-and-store bus register






8-stage shift-and-store bus register

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

	•	
Symbol	Pin	Description
STR	1	strobe input
D	2	data input
CP	3	clock input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
V _{SS}	8	ground supply voltage
QS1, QS2	9,10	serial output
OE	15	output enable input
V_{DD}	16	supply voltage

8-stage shift-and-store bus register

7. Functional description


Table 3. Function table[1]

Inputs			Parallel outpu	uts	Serial outputs		
СР	OE	STR	D	QP0	QPn	QS1	QS2
\uparrow	L	X	X	Z	Z	Q6S	NC
\downarrow	L	X	Х	Z	Z	NC	Q7S
\uparrow	Н	L	Х	NC	NC	Q6S	NC
\uparrow	Н	Н	L	L	QPn –1	Q6S	NC
\uparrow	Н	Н	Н	Н	QPn –1	Q6S	NC
\downarrow	Н	Н	Н	NC	NC	NC	Q7S

^[1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

Q7S = the data in register stage 7 before the HIGH to LOW clock transition.



H = HIGH voltage level; L = LOW voltage level; X = don't care;

 $[\]uparrow$ = positive-going transition; \downarrow = negative-going transition;

Z = HIGH-impedance OFF-state; NC = no change;

8-stage shift-and-store bus register

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±50	mA
I _O	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	+50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C}$ to $+125 ^{\circ}\text{C}$			
	DIP16 package		<u>[1]</u> -	750	mW
	SO16 package		[2] -	500	mW
	(T)SSOP16 package		[3] _	500	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

•	,,,	•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.0	3.3	3.6	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$	-	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	-	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

^[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

^[3] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

8-stage shift-and-store bus register

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	0 °C to 85	5 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V_{IH}	HIGH-level	V _{CC} = 1.2 V	V_{CC}	0.6	-	V _{CC}	-	٧
	input voltage	V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	0.4	GND	-	GND	V
	input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; all pins						
	output voltage	$I_{O} = -100 \ \mu A; \ V_{CC} = 1.2 \ V$	-	1.2	-	-	-	V
		$I_{O} = -100 \ \mu A; \ V_{CC} = 2.0 \ V$	1.8	2.0	-	1.8	-	V
		$I_{O} = -100 \ \mu A; \ V_{CC} = 2.7 \ V$	2.5	2.7	-	2.5	-	V
		$I_{O} = -100 \ \mu A; \ V_{CC} = 3.0 \ V$	2.8	3.0	-	2.8	-	V
		$V_I = V_{IH}$ or V_{IL} ; pins QPn						
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	2.82	-	2.20	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; all pins						
	output voltage	$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	0	-	-	-	V
		$I_O = 100 \mu A; V_{CC} = 2.0 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu A; V_{CC} = 2.7 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.2	-	0.2	V
		$V_I = V_{IH}$ or V_{IL} ; pins QPn						
		$I_{O} = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
l _{OZ}	OFF-state output current	$V_{I} = V_{IH}$ or V_{IL} ; $V_{O} = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	±5.0	-	±10.0	μΑ
I _{CC}	supply current	$V_1 = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 3.6$ V	-	-	20.0	-	160	μΑ
ΔI_{CC}	additional supply current	per input; $V_1 = V_{CC} - 0.6 \text{ V}$; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500.0	-	850	μА
Cı	input capacitance		-	3.5	-			pF

^[1] All typical values are measured at T_{amb} = 25 °C.

8-stage shift-and-store bus register

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions		-40	°C to 85	°C	-40 °C	-40 °C to +125 °C		
				Min	Typ[1]	Max	Min	Max		
pd	propagation	CP to QS1; see Figure 8	[3]							
	delay	$V_{CC} = 1.2 \text{ V}$		-	90	-	-	-	ns	
		$V_{CC} = 2.0 \text{ V}$		-	31	58	-	70	ns	
		$V_{CC} = 2.7 \text{ V}$		-	23	43	-	51	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	-	17	34	-	41	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns	
		CP to QS2; see Figure 8	[3]							
		$V_{CC} = 1.2 \text{ V}$		-	80	-	-	-	ns	
		$V_{CC} = 2.0 \text{ V}$		-	27	51	-	61	ns	
		$V_{CC} = 2.7 \text{ V}$		-	20	38	-	45	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	14	30	-	36	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	[2]	-	13	-	-	-	ns	
		CP to QPn; see Figure 8	[3]							
		V _{CC} = 1.2 V		-	115	-	-	-	ns	
		V _{CC} = 2.0 V		-	39	75	-	90	ns	
		$V_{CC} = 2.7 \text{ V}$		-	29	55	-	66	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	-	22	44	-	53	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	ns	
		STR to QPn; see Figure 9	[3]							
		V _{CC} = 1.2 V		-	105	-	-	-	ns	
		$V_{CC} = 2.0 \text{ V}$		-	36	68	-	82	ns	
		$V_{CC} = 2.7 \text{ V}$		-	26	50	-	60	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	-	20	40	-	48	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	17	-	-	-	ns	
en	enable time	OE to QPn; see Figure 11	[4]							
		V _{CC} = 1.2 V		-	100	-	-	-	ns	
		V _{CC} = 2.0 V		-	34	65	-	77	ns	
		$V_{CC} = 2.7 \text{ V}$		-	25	48	-	56	ns	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	-	19	38	-	45	ns	
lis	disable time	OE to QPn; see Figure 11	[5]							
		V _{CC} = 1.2 V		-	65	-	-	-	ns	
		$V_{CC} = 2.0 \text{ V}$		-	24	40	-	49	ns	
		V _{CC} = 2.7 V		-	18	32	-	37	ns	
		V _{CC} = 3.0 V to 3.6 V	[2]	-	14	26	-	30	ns	

8-stage shift-and-store bus register

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit see <u>Figure 12</u>.

Symbol	Parameter	Conditions		-40	°C to 85	°C	-40 °C 1	to +125 °C	Uni
				Min	Typ[1]	Max	Min	Max	
W	pulse width	CP HIGH or LOW; see Figure 8							
		V _{CC} = 2.0 V		34	9	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	6	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	20	5	-	24	-	ns
		STR HIGH; see Figure 9							
		V _{CC} = 2.0 V		34	9	-	41	-	ns
		V _{CC} = 2.7 V		25	6	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	20	5	-	24	-	ns
su	set-up time	D to CP; see Figure 10							
		V _{CC} = 1.2 V		-	25	-	-	-	ns
		V _{CC} = 2.0 V		22	9	-	26	-	ns
		$V_{CC} = 2.7 \text{ V}$		16	6	-	19	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	13	5	-	15	-	ns
		CP to STR; see Figure 9							
		V _{CC} = 1.2 V		-	50	-	-	-	ns
		V _{CC} = 2.0 V		43	17	-	51	-	ns
		$V_{CC} = 2.7 \text{ V}$		31	13	-	38	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	25	10	-	30	-	ns
h	hold time	D to CP; see Figure 10							
		V _{CC} = 1.2 V		-	-10	-	-	-	ns
		V _{CC} = 2.0 V		5	-4	-	+5	-	ns
		$V_{CC} = 2.7 \text{ V}$		5	-3	-	+5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	5	-2	-	+5	-	ns
		CP to STR; see Figure 9							
		V _{CC} = 1.2 V		-	-25	-	-	-	ns
		V _{CC} = 2.0 V		5	-9	-	+5	-	ns
		V _{CC} = 2.7 V		5	-6	-	+5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	5	– 5	-	+5	-	ns
max	maximum	CP; see Figure 8							
	frequency	V _{CC} = 2.0 V		14	52	-	12	-	МН
		$V_{CC} = 2.7 \text{ V}$		19	70	-	16	-	МН
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		24	87	-	20	-	МН
			[2]						

8-stage shift-and-store bus register

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions	-40 °C to 85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	-	83	-	-	-	pF

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] All typical values are measured at $V_{CC} = 3.3 \text{ V}$.
- [3] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [4] t_{en} is the same as t_{PZH} and t_{PZL} .
- [5] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [6] t_t is the same as t_{THL} and t_{TLH} .
- [7] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$$
 where:

f_i = input frequency in MHz;

fo = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

12. Waveforms



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 8. Propagation delay input (CP) to output (QPn, QS1, QS2), output transition time, clock input (CP) pulse width and the maximum frequency (CP)

8-stage shift-and-store bus register






Fig 9. Propagation delay strobe input (STR) to output (QPn), strobe input (STR) pulse width and the clock set-up and hold times for strobe input



8-stage shift-and-store bus register



Measurement points are given in Table 8.


 $\ensuremath{V_{\text{OL}}}$ and $\ensuremath{V_{\text{OH}}}$ are typical voltage output levels that occur with the output load.


Fig 11. Enable and disable times

Table 8. Measurement points

Supply voltage	Input	Output					
V _{CC}	V _M	V _M	V _X	V _Y			
< 2.7 V	0.5V _{CC}	0.5V _{CC}	$V_{OL} + 0.1V_{CC}$	$V_{OH} - 0.1 V_{CC}$			
2.7 V to 3.6 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	V _{OH} – 0.3 V			

8-stage shift-and-store bus register





Test data is given in Table 9.

Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 12. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}		
V _{CC}	VI	t _r , t _f	C _L	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
< 2.7 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	open	GND	2V _{CC}
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	15 pF, 50 pF	1 kΩ	open	GND	2V _{CC}

8-stage shift-and-store bus register

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



0.17

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.015

0.033

0.009

0.051

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT38-4					95-01-14 03-02-13

0.1

0.3

Fig 13. Package outline SOT38-4 (DIP16)

0.02

0.13

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2011. All rights reserved.

0.01

0.03

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	٧	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19


Fig 14. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	C	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				99-12-27 03-02-19	

Fig 15. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	JEITA		PROJECTION	1000E DATE		
SOT403-1		MO-153				99-12-27 03-02-18		
						-		

Fig 16. Package outline SOT403-1 (TSSOP16)

8-stage shift-and-store bus register

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV4094 v.4	20111219	Product data sheet	-	74LV4094 v.3
Modifications:	 Legal page 	s updated.		
74LV4094 v.3	20110307	Product data sheet	-	74LV4094 v.2
74LV4094 v.2	20060629	Product data sheet	-	74LV4094 v.1
74LV4094 v.1	19980623	Product specification	-	-

8-stage shift-and-store bus register

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LV4094

8-stage shift-and-store bus register

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-stage shift-and-store bus register

18. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Functional description	5
8	Limiting values	6
9	Recommended operating conditions	6
10	Static characteristics	7
11	Dynamic characteristics	8
12	Waveforms	10
13	Package outline	14
14	Abbreviations	18
15	Revision history	18
16	Legal information	19
16.1	Data sheet status	19
16.2	Definitions	19
16.3	Disclaimers	19
16.4	Trademarks	20
17	Contact information	20
18	Contents	21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.