

PI74AVC16834

18-Bit Universal Bus Driver with 3-State Outputs

Product Features

- Very high-speed, low-noise universal bus driver with embedded resistor outputs
- Meets PC133 SDRAM Registered DIMM specification
- Implements output impedance control for low-noise and heavy-load applications
- Fast Propagation Delay: 2.5ns max. for 50pF test load
- $V_{CC} = 3.3 \text{V} \text{ or } 2.5 \text{V} \text{ or } 1.8 \text{V}$
- Packaging (Pb-free & Green available):
 - -56-pin 240 mil wide plastic TSSOP(A)

Product Pin Configuration

NC [1	56 GND
NC ☐ 2	55 NC
Y1 🗆 3	54 🗆 A1
GND ☐ 4	53 GND
Y2 🗆 5	52 A2
Y3 ☐ 6	51 🛮 A3
Vcc ☐ 7	50 Vcc
Y4 ☐ 8	49 🛮 A4
Y5 🗆 9	48 🗆 A5
Y6 ☐ 10	47 🛘 A6
GND ☐ 11	46 GND
Y7 ☐ 12	45 A7
Y8 ☐ 13	44 🛮 A8
Y9 ☐ 14	43 🗆 A9
Y10 ☐ 15	42 A10
Y11 ☐ 16	41 A11
Y12 ☐ 17	40 A12
GND ☐ 18	39 GND
Y13 ☐ 19	38 🗆 A13
Y14 ☐ 20	37 🗆 A14
Y15 🗆 21	36 A15
Vcc ☐ 22	35 🗆 VCC
Y16 ☐ 23	34 A16
Y17 ☐ 24	33 🛘 A17
GND ☐ 25	32 GND
Y18 ☐ 26	31 A18
ŌE ☐ 27	30 ☐ CLK
	29 GND

Product Description

The 18-bit PI74AVC16834 universal bus driver is designed for 1.8V to $3.6 \text{V V}_{\text{CC}}$ operation.


Data flow from A to Y is controlled by Output Enable (\overline{OE}). The device operates in the transparent mode when \overline{LE} is LOW. The A data is latched if CLK is held at a high or low logic level. If \overline{LE} is HIGH, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is HIGH, the outputs are in the high-impedance state.

The PI74AVC16834 bus driver is designed to drive an array of 133 MHz synchronous memory chips, with minimal undershoot/ overshoot noise, and to meet the input signal rise/fall time requirement of memory chips.

The output drivers of this part have an embedded series-resistor. For DIMM module design, no external series termination resistors near the buffer drivers or any other termination resistors are required. This feature simplifies DIMM module layout design, and results in cost savings.



Logic Block Diagram



Product Pin Description

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
LE	Latch Enable (Active LOW)
CLK	Clock Input
A	Data Input
Y	Data Output
GND	Ground
V_{CC}	Power

Truth Table(1)

	Inputs							
ŌE	LE	CLK	A	Outputs Y				
Н	X	X	X	Z				
L	L	X	L	L				
L	L	X	Н	Н				
L	Н	1	L	L				
L	Н	1	Н	Н				
L	Н	Н	X	Yo ⁽²⁾				
L	Н	L	X	Yo ⁽³⁾				

Notes:

- 1 H = High Signal Level
 - L = Low Signal Level
 - Z = High Impedance
 - ↑ = Transition LOW-to-HIGH
 - X = Irrelevant
- 2. Output level before the indicated steady-state input conditions were established, provided that CLK is HIGH before $\overline{\text{LE}}$ goes HIGH.
- 3. Output level before the indicated steady-state input conditions were established.

09-0003 PS8376G 10/27/09



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	
Supply Voltage Range, V _{CC}	
Input Voltage Range, V _I ⁽¹⁾	
Voltage range applied to any output in the high-impedance or power-off state, $V_0^{(1)}$	
Voltage range applied to any output in the high or low state, $V_0^{(1,2)}$	$0.5\mathrm{V}$ to V_{CC} + $0.5\mathrm{V}$
Input clamp current, $I_{IK}(V_I \le 0)$	50mA
Output clamp current, $I_{OK}(V_0 \le 0)$	50mA
Continuous output current, Io	±50mA
Continuous current through each V _{CC} or GND	±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$: A (TSSOP) package	81°C/W

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. Input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. Output positive voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
- 3. Package thermal impedance is calculated in accordance with JESD 51.

09-0003 PS8376G 10/27/09



$\textbf{Recommended Operating Conditions}^{(1)}$

Parameters	Description	Test Conditions	Min.	Max.	Units
**	G 1 37 h	Operating	1.65	3.6	
V_{CC}	Supply Voltage	Data Retention Only	1.2		
		$V_{CC} = 1.2V$	V _{CC}		
3 7	TT 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}		
V_{IH}	High-level Input Voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$	1.7		
		$V_{CC} = 3V$ to 3.6V	2		
		$V_{CC} = 1.2V$		GND	V
37	I 11 I 37-14	$V_{CC} = 1.65 V$ to 1.95 V		0.35 x V _{CC}	
V _{IL} Low-level Input Voltage	Low-level input voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$		0.7	
	$V_{CC} = 3V$ to 3.6V		0.8		
V _{IN}	Input Voltage	·	0	3.6	
V 7	Outract Value	Active State	0	Vcc	
V_{OUT}	Output Voltage	3-State	0	3.6	
		$V_{CC} = 1.65 V \text{ to } 1.95 V$		-4	
I_{OHS}	High-level Output Current (2)	$V_{CC} = 2.3 V \text{ to } 2.7 V$		-8	
		$V_{CC} = 3V$ to 3.6V		-12	
		$V_{CC} = 1.65 V \text{ to } 1.95 V$		4	mA
I _{OLS} Low-level Output Current (2)	Low-level Output Current (2)	$V_{CC} = 2.3 V \text{ to } 2.7 V$		8	
		$V_{CC} = 3V$ to 3.6V		12	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 1.65V \text{ to } 3.6V$		5	ns/V
T _A	Operating Free-Air Temperature		-40	85	°C

Notes:

- 1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 2. Dynamic drive is greater than standard output drive of $I_{OH} = -24 \text{mA}$ and $I_{OL} = 24 \text{mA}$

09-0003 4 PS8376G 10/27/09



DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 10%)

Pa	arameters		Test Conditions	$V_{CC}^{(1)}$	Min.	Typ.(2)	Max.	Units	
		$I_{OHS} = -100\mu A$	V _{IH} or V _{IL}	1.65 to 3.6	V _{CC} -0.2				
V _{OH}		$I_{OHS} = -4mA$	$V_{IH} = 1.07V$	1.65	1.2				
VOH		$I_{OHS} = -8mA$	$V_{IH} = 1.7V$	2.3	1.75				
		$I_{OHS} = -12mA$	$V_{IH} = 2V$	3.0	2.3			V	
		$I_{OLS} = 100 \mu A$	V _{IH} or V _{IL}	1.65 to 3.6			0.2	·	
V _{OL}		$I_{OLS} = 4mA$	$V_{IL} = 0.57V$	1.65			0.45		
VOL		$I_{OLS} = 8mA$	$V_{IL} = 0.7V$	2.3			0.55		
		$I_{OLS} = 12mA$	$V_{IL} = 0.8V$	3.0			0.7		
I_{I}	Control Inputs	$V_{I} = V_{CC}$ or GND		3.6			2.5		
I _{OFF}		$V_{I} = 0 \text{ or } 3.6V$		0			±10		
$I_{OZ}^{(3)}$		$V_{O} = V_{CC}$ or GND	$\overline{OE} = V_{CC}$	3.6			±10	μΑ	
I_{CC}		$V_{I} = V_{CC}$ or GND	$I_{O} = 0$	3.6			40		
	Control Inputs			2.5		4.5			
C	Control Inputs	Vr – Vag or CND		3.3		4.5			
C _I Data Input		$V_{I} = V_{CC}$ or GND		2.5		4.0		-E	
			3.3		4.0		pF		
Co	Outputs	$V_O = V_{CC}$ or GND		2.5		6.5			
CO	Outputs	AO - ACC OF OND		3.3		6.5			

Notes:

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are measured at +25°C.
- 3. For I/O ports, the I_{OZ} includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = ±0	3.3V 3.3V	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
fclock	Clock Frequency		150		150		150	MHz
tw Pulse	LE Low	2.0		1.2		1.0		
Duration	CLK High or Low	2.0		1.2		1.0		
4 C-4 4i	Data before CLK↑	1.4		1.2		1.0		
tsu Setup time	Data before LE↑, CLK High or Low	1.4		1.2		1.0		ns
t-Hold times	Data after CLK↑	1.0		0.8		0.6		
t _H Hold time	Data after LE↑, CLK High or Low	1.0		0.8		0.6		



Switching Characteristics Over Recommended Operating Free-Air Temperature Range Unless otherwise noted, see Figures 1 through 3.

Parameter	From	To	V _{CC} = ±0.1		V _{CC} = ±0.		V _{CC} = ±0.	3.3V ⁽¹⁾ 3V	Units
	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	
f _{max}			150		150		150		MHz
	A		1.0	4.5	0.8	3.0	0.7	2.4	
t_{pd}	ĪĒ		1.0	5.0	0.8	3.3	0.7	2.5	
	CLK	Y	1.0	4.5	0.8	3.0	0.7	2.5	ns
t _{en}	ŌĒ		1.5	5.5	1.0	4.5	1.0	4.0	
t _{DIS}	ŌĒ		1.5	5.0	1.0	4.5	1.0	4.0	

Notes:f

1. Load at 50pF and 500 Ω .


Operating Characteristics, $T_A = 25^{\circ}C$

Parameters		Test Conditions	V _{CC} = 1.8V	$V_{\rm CC}$ = 2.5V	$V_{\rm CC} = 3.3 V$ Typ.	Units
C _{pd} Power dissipation	Outputs Enabled	$C_L = 0,$	45	48	52	F
capacitance	Outputs Disabled	f = 10 MHz	23	25	28	pF

09-0003 PS8376G 10/27/09





Parameter Measurement Information ($V_{CC} = 1.8V \pm 0.15V$)



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2 x V _{CC}
t _{PHZ} /t _{PZH}	GND


Load Circuit






Voltage Waveforms Pulse Duration

Voltage Waveforms Setup and Hold Times



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Notes:

- C_L includes probe and jig capacitance.
- · Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.

......


- · Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2ns, $t_r \leq$ 2ns.
- The outputs are measured one at a time with one transition per measurement.
- •. tPLZ and tPHZ are the same as tdis.
- . tPZL and tPZH are the same as tdis.
- tPLH and tPHL are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms

09-0003 7 PS8376G 10/27/09





Parameter Measurement Information ($V_{CC} = 2.5V \pm 0.2V$)



TEST	S1
t _{pd}	Open
tp12/tp21.	2 x V _{CC}
tp42/tp2H	GND


Load Circuit






Voltage Waveforms Pulse Duration

Voltage Waveforms Setup and Hold Times



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Notes:

- C_L includes probe and jig capacitance.
- · Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.

......


- · Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_r ≤2ns, t_r ≤2ns.
- The outputs are measured one at a time with one transition per measurement.
- tPLZ and tPHZ are the same as tdis.
- · tPZL and tPZH are the same as tdis.
- · tPLH and tPHL are the same as tdis.

Figure 2. Load Circuit and Voltage Waveforms

PS8376G 10/27/09 09-0003 8





Parameter Measurement Information ($V_{CC} = 3.3V \pm 0.3V$)



TEST	S1
t _{pd}	Open
tpl.z/tpzl	2 x V _{CC}
tphz/tpzh	GND


Load Circuit






Voltage Waveforms

Setup and Hold Times



Voltage Waveforms Propagation Delay Times

Pulse Duration



Voltage Waveforms **Enable and Disable Times**


Notes:

- C_L includes probe and jig capacitance.
- · Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_r ≤2ns, t_r ≤2ns.
- The outputs are measured one at a time with one transition per measurement.
- tPLZ and tPHZ are the same as tdis.
- t_{PZL} and t_{PZH} are the same as t_{dis}.
- tPLH and tPHL are the same as tdis.

Figure 3. Load Circuit and Voltage Waveforms

PS8376G 10/27/09 09-0003 9





06-0736

Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

Ordering Number	Package Code	Package Description
PI74AVC16834AE	A	Pb-free & Green, 56-pin, 240-mil wide Plastic TSSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com