### SY54020AR



Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN 3.2Gbps, 3.2GHz

### **General Description**


The SY54020AR is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with active-low Enable (/EN). The Enable is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. When this device is used as a clock fanout, disabling the downstream clock may reduce system power. The SY54020AR can process clock signals as fast as 3.2 GHz or data patterns up to 3.2Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals as small as 100mV (200mV<sub>pp</sub>) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an internal voltage reference is provided to bias the V<sub>T</sub> pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 100ps.

The SY54020AR operates from a 2.5V ±5% core supply and a 1.2V, 1.8V or 2.5V ±5% output supply and is guaranteed over the full industrial temperature range (–40°C to +85°C).

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

## **Functional Block Diagram**





Precision Edge®

### **Features**

- 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer
- Active-low Enable (/EN) input to disable the outputs
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 3.2Gbps Data throughput
  - DC-to > 3.2GHz Clock throughput
  - <320 ps propagation delay (IN-to-Q)</p>
  - <20ps within-device skew</p>
  - <100 ps rise/fall times
- Ultra-low jitter design
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
- High-speed CML outputs
- 2.5V ±5%  $V_{CC}$  , 1.2/1.8V/2.5V ±5%  $V_{CCO}$  power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) MLF<sup>®</sup> package

### **Applications**

- SONET clock and data distribution
- Fibre Channel clock and data distribution
- · Gigabit Ethernet clock and data distribution

### **Markets**

- Storage
- ATE
- · Test and measurement
- Enterprise networking equipment
- High-end servers
- Access
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc. MLF and *Micro*LeadFrame are registered trademarks of Amkor Technology.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY54020ARMG	MLF-16	Industrial	020A with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY54020ARMGTR <sup>(2)</sup>	MLF-16	Industrial	020A with Pb-Free bar-line indicator	NiPdAu Pb-Free

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

# **Pin Configuration**



16-Pin MLF® (MLF-16)

# **Pin Description**

Pin Number	Pin Name	Pin Function
2,3	IN, /IN	Differential Input: This input pair is the differential signal input to the device. It accepts differential signals as small as $100 \text{mV} (200 \text{mV}_{PP})$ . Each input pin internally terminates with $50\Omega$ to the VT pin. Note that this input will default to an indeterminate state if left open. Please refer to the "Interface Applications" section for more details.
1	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC-coupling. For AC-coupling, bypass VT with 0.1µF low ESR capacitor to VCC. See "Interface Applications" subsection and Figure 2a.
4	/EN	Single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW state. The input switching threshold is Vcc/2. Note that this input is internally connected to a 25k $\Omega$ pull-down resistor and will default to a logic LOW state (Enabled) if left open. Outputs are disabled when /EN is high. See Figure 1b for more details.
16	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CC}$ pin as possible. Supplies input and core circuitry.
8,13	VCCO	Output Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CCO}$ pins as possible. Supplies the output buffers.
5	GND,	Ground: Exposed pad must be connected to a ground plane that is the same
	Exposed pad	potential as the ground pin.
15,14	Q0, /Q0	CML Differential Output Pairs: Differential buffered copy of the input signal. The
12,11	Q1, /Q1	output swing is typically 390mV. See "Interface Applications" subsection for termination information.
10,9	Q2, /Q2	Communication in Communication.
7,6	Q3, /Q3	

## **Truth Table**

IN	/IN	/EN	Q	/Q
0	1	0	0	1
1	0	0	1	0
Х	Х	1	0 <sup>(1)</sup>	1 <sup>(1)</sup>

### Note:

1. See timing diagram, Figure 1b.

# **Absolute Maximum Ratings**(1)

Supply Voltage (V <sub>CC</sub> )	
Supply Voltage (V <sub>CCO</sub> )	0.5V to +2.7V
V <sub>CC</sub> - V <sub>CCO</sub>	<1.8V
V <sub>CCO</sub> - V <sub>CC</sub>	<0.5V
Input Voltage (V <sub>IN</sub> )	$-0.5V$ to $V_{CC} + 0.5V$
CML Output Voltage (V <sub>OUT</sub> )	0.6V to $V_{CCO}+0.5V$
Current (V <sub>T</sub> )	
Source or sink current on VT pin	±100mA
Input Current	
Source or sink current on (IN, /IN	)±50mA
Maximum operating Junction Temper	rature 125°C
Lead Temperature (soldering, 20sec.	)260°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage	
(V <sub>CC</sub> )	2.375V to 2.625V
(V <sub>CCO</sub> )	1.14V to 2.625V
Ambient Temperature (T <sub>A</sub> )	–40°C to +85°C
Ambient Temperature (T <sub>A</sub> ) Package Thermal Resistance <sup>(3)</sup>	
MLF®	
Still-air $(\theta_{JA})$	75°C/W
Junction-to-board (w/B)	

## DC Electrical Characteristics (4)

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range	V <sub>CC</sub>	2.375	2.5	2.625	V
		V <sub>CCO</sub>	1.14	1.2	1.26	V
		V <sub>CCO</sub>	1.7	1.8	1.9	V
		Vcco	2.375	2.5	2.625	V
Icc	Power Supply Current	Max. V <sub>CC</sub>		40	56	mA
Icco	Power Supply Current	No Load. V <sub>CCO</sub>		64	84	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> , /IN-to-V <sub>T</sub> )		45	50	55	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V <sub>CC</sub>	V
$V_{IL}$	Input LOW Voltage (IN, /IN)	Min. $V_{IL}$ with $V_{IH} = 1.2V$	0.2		V <sub>IH</sub> -0.1	V
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.14		V <sub>CC</sub>	V
$V_{IL}$	Input LOW Voltage (IN, /IN)	$V_{IL}$ with $V_{IH} = 1.14V$ , (1.2V-5%)	0.66		V <sub>IH</sub> -0.1	٧
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 3a	0.1		1.0	٧
$V_{DIFF\_IN}$	Differential Input Voltage Swing ( IN - /IN )	See Figure 3b	0.2		2.0	V
V <sub>T_IN</sub>	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this datasheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

<sup>2.</sup> The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$ values are determined for a 4-layer board in still-air number, unless otherwise stated.

The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# CML Outputs DC Electrical Characteristics<sup>(5)</sup>

 $V_{CCO} = 1.14V$  to 1.26V,  $R_L = 50\Omega$  to  $V_{CCO}$ 

 $V_{CCO}$  = 1.7V to 1.9V; 2.375V to 2.625V,  $R_L$  = 50 $\Omega$  to  $V_{CCO}$  or 100 $\Omega$  across the outputs,

 $V_{CC} = 2.375V$  to 2.625V.  $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{OH}$	Output HIGH Voltage	$R_L = 50\Omega$ to $V_{CCO}$	V <sub>CCO</sub> -0.020	V <sub>CCO</sub> -0.010	$V_{CCO}$	V
V <sub>OUT</sub>	Output Voltage Swing	See Figure 3a	300	390	475	mV
$V_{DIFF\_OUT}$	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R <sub>OUT</sub>	Output Source Impedance		45	50	55	Ω

# LVTTL/CMOS DC Electrical Characteristics (5)

 $V_{CC}$  = 2.5V ±5%,  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{IH}$	Input HIGH Voltage		2.0		$V_{CC}$	V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IH</sub> = V <sub>CC</sub>			200	μΑ
I <sub>IL</sub>	Input LOW Current	$V_{IL} = 0V$	-5		75	μΑ

#### Note:

5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

### **AC Electrical Characteristics**

 $V_{CCO}$  = 1.14V to 1.26V,  $R_L$  = 50 $\Omega$  to  $V_{CCO}$ 

 $V_{CCO}$  = 1.7V to 1.9V, 2.375V to 2.625V,  $R_L$  = 50 $\Omega$  to  $V_{CCO}$  or 100 $\Omega$  across the outputs.

 $V_{CC} = 2.375 \text{V}$  to 2.625 V.  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ , unless otherwise stated.

Symbol	Paramete	er	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum	n Data Rate/ Frequency	NRZ Data	3.2			Gbps
			V <sub>OUT</sub> > 200mV Clock	3.2			GHz
t <sub>PD</sub>	Propagat	ion Delay IN-to-Q	V <sub>IN</sub> > 200mV, Note 6, Figure 1a	150	220	320	ps
ts	Setup Tir	me /EN			200		ps
t <sub>H</sub>	Hold Tim	e /EN			100		ps
tskew	Output-to	-Output Skew	Note 7		8	20	ps
	Part-to-Part Skew		Note 8			75	ps
t <sub>Jitter</sub>	Data	Random Jitter	Note 9			1	ps <sub>RMS</sub>
		Deterministic Jitter	Note 10			10	pspp
	Clock	Cycle-to-Cycle Jitter	Note 11			1	ps <sub>RMS</sub>
		Total Jitter	Note 12			10	ps <sub>PP</sub>
t <sub>R</sub> , t <sub>F</sub>	Output Ri (20% to 8	ise/Fall Times 80%)	At full output swing.	35	60	100	ps
	Duty Cyc	le	Differential I/O ≤2.5GHz	47		53	%
			≤3.2GHz	45		55	

#### Notes:

- Propagation delay is measured with input tr/tf ≤ 300 ps (20% to 80%)
- Output-to-Output skew is the difference in time between both outputs, receiving data from the same input, for the same temperature, voltage and transition.
- 8. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges of the respective inputs.
- Random jitter is measured with a K28.7 pattern, measured at  $\leq$  f<sub>MAX</sub>. 9.
- 10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2<sup>23</sup>–1 PRBS pattern.
- 11. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t<sub>JITTER\_CC</sub> = T<sub>n</sub> -T<sub>n+1</sub>, where T is the time between rising edges of the output signal.
- 12. Total jitter definition: with an ideal clock input frequency of  $\leq f_{MAX}$  (device), no more than one output edge in  $10^{12}$  output edges will deviate by more than the specified peak-to-peak jitter value.

### **Interface Applications**

For Input Interface Applications, see Figures 4a through 4f. For CML Output Termination, see Figures 5a through 5d.

### **CML Output Termination with VCCO 1.2V**

For VCCO of 1.2V, Figure 5a, terminate the output with  $50\Omega$  to1.2V, DC-coupled, not  $100\Omega$  differentially across the outputs.

If AC-coupling is used, Figure 5d, terminate into  $50\Omega$  to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage.

Do not AC-couple with internally terminated receiver, such as  $50\Omega$  ANY-IN input. AC coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation. Any unused output pair needs to be terminated when VCCO is 1.2V. Do not leave floating.

### CML Output Termination with VCCO 1.8V, 2.5V

For VCCO of 1.8V and 2.5V, Figure 5a and Figure 5b, terminate with either  $50\Omega$  to VCCO or  $100\Omega$  differentially across the outputs. See Figure 5c for AC-coupling.

### **Input AC-Coupling**

The SY54020AR input can accept AC coupling from any driver. Bypass VT with a  $0.1\mu F$  low ESR capacitor to VCC as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.

# **Timing Diagrams**




Figure 1a. Propagation Delay







Figure 1b. Output Enable/Disable Timing Diagram


### **Typical Characteristics**


 $V_{CC} = 2.5V$ ,  $V_{CCO} = 1.2V$  GND = 0V,  $V_{IN} = 400$ mV,  $R_L = 50\Omega$  to 1.2V,  $T_A = 25$ °C, unless otherwise stated.















### **Functional Characteristics**


 $V_{CC}$  = 2.5V,  $V_{CCO}$  =1.2V, GND = 0V,  $V_{IN}$  = 400mV,  $R_L$  = 50 $\Omega$  to 1.2V,  $T_A$  = 25°C, unless otherwise stated.














## **Input and Output Stage**




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

## **Single-Ended and Differential Swings**



Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing

## **Input Interface Applications**




Figure 4a. CML Interface (DC-Coupled, 1.8V, 2.5V)

Option: may connect  $V_T$  to  $V_{CC}$ 




Figure 4b. CML Interface (DC-Coupled, 1.2V)




Figure 4c. CML Interface (AC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVPECL Interface (DC-Coupled)




Figure 4f. LVDS Interface

## **CML Output Termination**




Figure 5a. 1.2V, 1.8V or 2.5V **CML DC-Coupled Termination** 




Figure 5b. 1.8V or 2.5V **CML DC-Coupled Termination** 




Figure 5c. CML AC-Coupled Termination (V<sub>CCO</sub> 1.8V or 2.5V)





Figure 5d. CML AC-Coupled Termination (V<sub>CCO</sub> 1.2V only)

### **Package Information**



16-Pin MLF<sup>®</sup> (3mm x3mm) (MLF-16)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.