

# **Fully Integrated, 8-Channel Voltage Controlled Amplifier for Ultrasound with Passive CW Mixer, 0.75 nV/rtHz, 99 mW/CH**

**Check for Samples: [VCA5807](http://www.ti.com/product/vca5807 #samples)**

- -
- -
	-
	-
	-
- 
- 
- -
	-
- -
	-
	-
- -
- 
- 
- 
- sonar applications. **(CWD)**
	-
	-
	-
	- **12dB Suppression on 3<sup>rd</sup> and 5<sup>th</sup> Harmonics** suppression **Flaming** Sensitivity.
	- **Flexible Input Clocks**
- 

# from -40°C to 85°C. **APPLICATIONS**

- **Medical Ultrasound Imaging**
- **Nondestructive Evaluation Equipments**
- **Sonar Imaging**

# **<sup>1</sup>FEATURES DESCRIPTION**

The VCA5807 is an integrated Voltage Controlled **• 8-Channel Voltage Controlled Amplifier** Amplifier (VCA) specifically designed for ultrasound<br> **Programmable Low-Noise Amplifier (LNA)** are required. The VCA5807 integrates a complete are required. The VCA5807 integrates a complete **– 24/18/12 dB Gain** time-gain-control (TGC) imaging path and a continuous wave Doppler (CWD) path. It also enables **– 0.25/0.5/1 VPP Linear Input Range** users to select one of various power/noise combinations to optimize system performance. **– Programmable Active Termination** Therefore, the VCA5807 is a suitable ultrasound **40 dB Low Noise Voltage Controlled • 10 analog front end solution not only for high-end systems, but also for portable systems. Attenuator (VCAT)** 

• **24/30 dB Programmable Gain Amplifier (PGA)** The VCA5807 contains eight channels of voltage controlled amplifier (VCA), and CW mixer. The VCA controlled amplifier (VCA), and CW mixer. The VCA **• 3rd Order Linear Phase Low-Pass Filter (LPF)** includes Low noise Amplifier(LNA), Voltage controlled **– 10, 15, 20, 30 MHz** Attenuator (VCAT), Programmable Gain Amplifier **– Butterworth Characteristics** (PGA), and Low-Pass Filter (LPF). The LNA gain is<br>programmable to support 250 mV<sub>pp</sub> to 1 V<sub>pp</sub> input **Noise/Power Optimizations (Full Chain)** brogrammable to support 250 my<sub>pp</sub> to 1 v<sub>Pp</sub> input **•** signals. Programmable active termination is also<br>**• 99 mW/CH at 0.75 nV/rtHz by the INA The ultra-low poise VCAT** supported by the LNA. The ultra-low noise VCAT **– 56 mW/CH at 1.1 nV/rtHz**<br> **– 80 mW/CH at CW Mode**<br> **Example 10 magnificant** improves overall low gain SNR which benefits improves overall low gain SNR which benefits **– 80 mW/CH at CW Mode** harmonic imaging and near field imaging. The PGA provides gain options of 24 dB and 30 dB. Before the **– ±0.5 dB (typical) and ±1.05 dB (max)** ADC, a LPF can be configured as 10 MHz, 15 MHz, 15 MHz, 15 MHz, 20 MHz, or 30 MHz to support ultrasound 20 MHz, or 30 MHz to support ultrasound **• Low Harmonic Distortion** applications with different frequencies. In addition, the signal chain of the VCA5807 can handle signal **Low Frequency Sonar Signal Processing Frequency lower than 100 KHz, which enables it to be Passive Mixer for Continuous Wave Doppler • Used not only in ultrasound applications but also in** 

**– Low Close-in Phase Noise –156 dBc/Hz at 1** The VCA5807 integrates a low power passive mixer **KHz off 2.5 MHz Carrier and a low noise summing amplifier to accomplish on**chip CWD beamformer. 16 selectable phase-delays **– Phase Resolution of 1/16<sup>λ</sup>** can be applied to each analog input signal. **– Support 32X,16X, 8X, 4X and 1X CW Clocks** Meanwhile a unique 3<sup>rd</sup> and 5<sup>th</sup> order harmonic<br> **– 12dB Suppression on 3<sup>rd</sup> and 5<sup>th</sup> Harmonics** suppression filter is implemented to enhance CW

**14mm x 14mm, 100-pin TQFP** The VCA5807 is available in a 14mm x 14mm, 100pin TQFP package and it is specified for operation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**



#### SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 $\mathbf{V}$ ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



**Figure 1. Block Diagram**

#### **PACKAGING/ORDERING INFORMATION(1)**



(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.

(2) Device complies with JSTD-020D.



#### **THERMAL INFORMATION**



#### (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953). **RECOMMENDED OPERATING CONDITIONS**









#### **PIN FUNCTIONS**





#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

# **PIN FUNCTIONS (continued)**





### **ELECTRICAL CHARACTERISTICS**

AVDD\_5V = 5V, AVDD = 3.3V, AC-coupled with 0.1µF at INP and bypassed to ground with 15nF at INM, No active termination,  $V_{\text{CNT}} = 0V$ ,  $f_{\text{IN}} = 5\text{MHz}$ , LNA = 18dB, PGA = 24dB, LPF Filter = 15MHz, low noise mode,  $V_{\text{OUT}} = -1\text{dBFS}$  (1.8V<sub>PP</sub>), single-ended VCNTL mode, VCNTLM = GND, 2 kΩ load (ADC Rin), internal 500Ω CW feedback resistor, CMOS CW clocks, at ambient temperature  $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD\_5V=5V, AVDD=3.3V



summed eight channel signal are measured.<br><sup>8CH\_SNR</sup> (1) Noise correlation factor is defined as Nc/(Nu+Nc), where Nc is the correlated noise power in single channel; and Nu is the uncorrelated noise power in single channel. Its measurement follows the below equation, in which the SNR of single channel signal and the SNR of

$$
\frac{N_C}{N_u + N_C} = \frac{10^{-\frac{O_C - 1.5V}{10}}}{10} \times \frac{1}{56} - \frac{1}{7}
$$



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

### **ELECTRICAL CHARACTERISTICS (continued)**

AVDD\_5V = 5V, AVDD = 3.3V, AC-coupled with 0.1µF at INP and bypassed to ground with 15nF at INM, No active termination,  $V_{\text{CNT}} = 0V$ ,  $f_{\text{IN}} = 5MHz$ , LNA = 18dB, PGA = 24dB, LPF Filter = 15MHz, low noise mode,  $V_{\text{OUT}} = -1dBFS$  (1.8V<sub>PP</sub>), single-ended VCNTL mode, VCNTLM = GND, 2 kΩ load (ADC Rin), internal 500Ω CW feedback resistor, CMOS CW clocks, at ambient temperature  $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD\_5V=5V, AVDD=3.3V





### **ELECTRICAL CHARACTERISTICS (continued)**

AVDD\_5V = 5V, AVDD = 3.3V, AC-coupled with 0.1µF at INP and bypassed to ground with 15nF at INM, No active termination,  $V_{\text{CNT}} = 0V$ ,  $f_{\text{IN}} = 5\text{MHz}$ , LNA = 18dB, PGA = 24dB, LPF Filter = 15MHz, low noise mode,  $V_{\text{OUT}} = -1\text{dBFS}$  (1.8V<sub>PP</sub>), single-ended VCNTL mode, VCNTLM = GND, 2 kΩ load (ADC Rin), internal 500Ω CW feedback resistor, CMOS CW clocks, at ambient temperature  $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD\_5V=5V, AVDD=3.3V



(2) The maximum clock frequency for the 16X and 32X CLK is 128MHz. Hence, the CW operation range is limited to 8MHz in the 16X CW mode. In the 8X, 4X, and 1X modes, higher CW signal frequencies up to 15 MHz can be supported with small degradation in performance, please see [CW Clock Selection.](#page-52-0)



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

# **ELECTRICAL CHARACTERISTICS (continued)**

AVDD\_5V = 5V, AVDD = 3.3V, AC-coupled with 0.1µF at INP and bypassed to ground with 15nF at INM, No active termination,  $V_{\text{CNT}}= 0V$ ,  $f_{\text{IN}}= 5\text{MHz}$ , LNA = 18dB, PGA = 24dB, LPF Filter = 15MHz, low noise mode,  $V_{\text{OUT}}= -1\text{dBFS}$  (1.8V<sub>PP</sub>), single-ended VCNTL mode, VCNTLM = GND, 2 kΩ load (ADC Rin), internal 500Ω CW feedback resistor, CMOS CW clocks, at ambient temperature  $T_A = 25^{\circ}$ C, unless otherwise noted. Min and max values are specified across full-temperature range with AVDD\_5V=5V, AVDD=3.3V



(3) By simulation.

(4) PSMR specification is with respect to RF signal amplitude.

Copyright © 2012, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS727 &partnum=VCA5807 ) 9



### **DIGITAL CHARACTERISTICS**

(Note: This timing data was collected under 14 bit operation)

Typical values are at 25°C, AVDD = 3.3V, AVDD\_5 = 5V unless otherwise noted. Minimum and maximum values are across the full temperature range:  $T_{MIN}$  = -40°C to  $T_{MAX}$  = 85°C.





#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

### **TYPICAL CHARACTERISTICS**

<span id="page-10-0"></span>AVDD\_5V = 5V, AVDD = 3.3V, ac-coupled with  $0.1\mu$ F caps at INP and 15nF caps at INM, No active termination,  $VCNTL = 0V$ ,  $F_{IN} = 5MHz$ ,  $LNA = 18dB$ ,  $PGA = 24dB$ ,  $LPF$  Filter = 15MHz, low noise mode, single-ended VCNTL mode, VCNTLM = GND, V<sub>OUT</sub> = -1dBFS (1.8V<sub>PP</sub>), 2 kΩ load (ADC Rin), 500Ω CW feedback resistor, CMOS 16X clock, at ambient temperature  $T_A = 25C$ , unless otherwise noted.



Figure 2. Gain vs. VCNTL, LNA = 18dB and PGA = 24dB Figure 3. Gain vs. Temperature, LNA = 18dB and





**PGA = 24dB**



**Figure 4. Gain Matching Histogram, Figure 5. Gain Matching Histogram, VCNTL = 0.3V (1336channels) VCNTL = 0.6V (1336 channels)**

# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**

#### SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**





<span id="page-11-0"></span>

Figure 8. Input Impedance without Active Termination<br>(Phase)





2000 4000 6000 8000 10000 12000 500k 4.5M 8.5M 12.5M 16.5M 20.5M **Impedance Magnitude Response** Frequency (Hz) **Oper** 

**Figure 6. Gain Matching Histogram, Figure 7. Input Impedance without Active Termination VCNTL = 0.9V (1336 channels) (Magnitude)**







Impedance (Ohms)

mpedance (Ohms)



# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**

#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



Figure 12. LNA High-Pass Filter Response vs. Reg59[3:2]



Figure 14. 1-CH CW Phase Noise, Fin = 2MHz Figure 15. CW Phase Noise, Fin = 2MHz,



**Figure 16. 8-CHs CW Phase Noise vs. Clock Modes, Fin = Figure 17. CW Thermal Noise 1-CH vs 8-CHs 2MHz**



**Figure 13. Full Channel High-Pass Filter Response at Default Register Setting** 



**1-CH vs. 8-CHs**





**Figure 18. IRN, PGA = 24dB and Low Noise Mode Figure 19. IRN, PGA = 24dB and Low Noise Mode Zoomed**







Ventl (V) cm.

 $0.3$ 







 $0.4$ 

**NSTRUMENTS** 

Texas



<span id="page-14-0"></span>

**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

**FXAS NSTRUMENTS** 

<span id="page-15-1"></span><span id="page-15-0"></span>



# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**





**Figure 40. HD2 vs. Gain, LNA = 18dB and PGA = 24dB and Figure 41. HD3 vs. Gain, LNA = 18dB and PGA = 24dB and Vout = -1dBFS Vout = -1dBFS**

cœ









Figure 46. AVDD Power Supply Modulation Ratio, 100mVpp<br>Supply Noise with Different Frequencies (TGC Mode)









**Supply Noise with Different Frequencies (TGC Mode) 100mVpp Supply Noise with Different Frequencies (TGC Mode)**

**NSTRUMENTS** 

Texas

PSMR (dBc)



# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**



PSRR wrt supply tone (dB)

PSRR wrt supply tone (dB)

−90





# Figure 48. AVDD Power Supply Rejection Ratio, 100mVpp<br>Supply Noise with Different Frequencies (TGC Mode)



**Figure 50. AVDD Power Supply Rejection Ratio, V<sub>roise</sub>=100 mVpp, Freq<sub>noise</sub>=5-500 KHz (CW Mode)** 



<span id="page-18-0"></span>



**Supply Noise with Different Frequencies (TGC Mode) 100mVpp Supply Noise with Different Frequencies (TGC Mode)**



**mVpp, Freqnoise=5-500 KHz (CW Mode) Vnoise=100 mVpp, Freqnoise=5-500 KHz (CW Mode)**



**mVpp, Freqnoise=5.005-5.5 MHz (CW Mode) Vnoise=100 mVpp, Freqnoise=5.005-5.5 MHz (CW Mode)**

# **[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**

SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**











<span id="page-19-0"></span>

#### 0.0 0.2 0.5 0.8 1.0 1.2 1.5 1.8 2.0 2.2 2.5  $0.0$  0.0 2000.0 4000.0 6000.0 8000.0 10000.0 12000.0 14000.0 16000.0 18000.0 20000.0  $\frac{1}{2.5}$ -0.1 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 Time  $(\mu s)$ Output Code Vcntl (V) Output Code Vcntl **TYPICAL CHARACTERISTICS (continued)**

 $PGA = 24dB$ 



Figure 56. Pulse Inversion Asymmetrical Positive Input Figure 57. Pulse Inversion Asymmetrical Negative Input



**Figure 58. Pulse Inversion, Vin = 2Vpp, PRF = 1KHz, Figure 59. Overload Recovery Response vs. INM capacitor, Gain = 21dB Vin = 50 mVpp/100 µVpp, Max Gain**





Output Code



Figure 61. Signal Chain Low Frequency Response with INM<br>Capacitor = 1 µF

#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

**[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**

1000

com

**[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**

SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



## **Serial Peripheral Interface (SPI) Operation**

### **Register Write Description**

Programming of different modes can be done through the serial interface formed by pins SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET. All these pins have a pull-down resistor to GND of 20kΩ. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every rising edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 24th SCLK rising edge when SEN is low. If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiple of 24-bit words within a single active SEN pulse (there is an internal counter that counts groups of 24 clocks after the falling edge of SEN). The interface can work with the SCLK frequency from 20 MHz down to low speeds (few Hertz) and even with non-50% duty cycle SCLK. The data is divided into two main portions: a register address (8 bits) and the data itself (16 bits), to load on the addressed register. When writing to a register with unused bits, these should be set to 0. [Figure 62](#page-21-0) illustrates this process.

#### **NOTE**

RESET must be kept as '1' more than 100 ns. After resetting, >100 ns is recommended before writing SPI registers.

Typically the VCA5807 responds to new register settings immediately after 24 bits (8-bit address and 16-bit data) are written to VCA5807.



**Figure 62. Serial Interface Register Write Timing**

## <span id="page-21-0"></span>**Register Readout Description**

The device includes an option where the contents of the internal registers can be read back. This may be useful as a diagnostic test to verify the serial interface communication between the external controller and the VCA. First, the <REGISTER READOUT ENABLE> bit (Reg0[1]) needs to be set to '1'. Then user should initiate a serial interface cycle specifying the address of the register (A7-A0) whose content has to be read. The data bits are "don't care". The device will output the contents (D15-D0) of the selected register on the SDOUT pin. The SDOUT has a typical delay  $t_8$  of 20 nS from the falling edge of the SCLK. For lower speed SCLK, SDOUT can be latched on the rising edge of SCLK. For higher speed SCLK, that is, the SCLK period lesser than 60nS, it would be better to latch the SDOUT at the next falling edge of SCLK. The following timing diagram shows this operation (the time specifications follow the same information provided. In the readout mode, users still can access the <REGISTER\_READOUT\_ENABLE> through SDATA/SCLK/SEN. To enable serial register writes, set the <REGISTER\_READOUT\_ENABLE> bit back to '0'.



#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



**Figure 63. Serial Interface Register Readout Timing**

The VCA5807 SDOUT buffer is 3-stated and will get enabled only when 0[1] (REGISTER\_READOUT\_ENABLE) is enabled. SDOUT pins from multiple VCA5807s can be tied together without any pull-up resistors. Level shifter SN74AUP1T34 can be used to convert 3.3V logic to 2.5V/1.8V logics if needed.

### **SPI Timing Characteristics**

Minimum values across full temperature range  $t_{MIN} = -40^{\circ}C$  to  $t_{MAX} = 85^{\circ}C$ , AVDD\_5V = 5V, AVDD = 3.3V





### **VCA Register Map**

A reset process is required at the VCA5807 initialization stage. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a positive pulse in the RESET pin
- 2. Through a software reset, using the serial interface, by setting the SOFTWARE\_RESET bit to high. Setting this bit initializes the internal registers to the respective default values (all zeros) and then self-resets the SOFTWARE\_RESET bit to low. In this case, the RESET pin can stay low (inactive).

After reset, all VCA registers are set to '0', that is, default setting. During register programming, all reserved/unlisted register bits need to be set as '0'.Register settings are maintained when the VCA5807 is in either partial power down mode or complete power down mode.



#### **Table 1. VCA Register Map**



## **Table 1. VCA Register Map (continued)**



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



# **Table 1. VCA Register Map (continued)**





#### **VCA Register Description**

#### **LNA Input Impedances Configuration (Active Termination Programmability)**

Different LNA input impedances can be configured through the register 52[4:0]. By enabling and disabling the feedback resistors between LNA outputs and ACTx pins, LNA input impedance is adjustable accordingly. [Table 2](#page-26-1) describes the relationship between LNA gain and 52[4:0] settings. The input impedance settings are the same for both TGC and CW paths.

<span id="page-26-1"></span>The VCA5807 also has 4 preset active termination impedances as described in 52[7:6]. An internal decoder is used to select appropriate resistors corresponding to different LNA gain.



#### **Table 2. Register 52[4:0] Description**

<span id="page-26-0"></span>

#### **Table 3. Register 52[4:0] vs LNA Input Impedances**



#### **Programmable Gain for CW Summing Amplifier**

Different gain can be configured for the CW summing amplifier through the register 54[4:0]. By enabling and disabling the feedback resistors between the summing amplifier inputs and outputs, the gain is adjustable accordingly to maximize the dynamic range of CW path. [Table 4](#page-27-1) describes the relationship between the summing amplifier gain and 54[4:0] settings.

<span id="page-27-1"></span>

#### **Table 4. Register 54[4:0] Description**

#### **Table 5. Register 54[4:0] vs CW Summing Amplifier Gain**



#### **Programmable Phase Delay for CW Mixer**

1 Accurate CW beamforming is achieved through adjusting the phase delay of each channel. In the VCA5807, 16 different phase delays can be applied to each LNA output; and it meets the standard requirement of typical

λ ultrasound beamformer, that is, 16  $\degree$  beamformer resolution. [Table 4](#page-27-1) describes the relationship between the phase delays and the register 55 and 56 settings.

<span id="page-27-0"></span>

#### **Table 6. CW Mixer Phase Delay vs Register Settings CH1 - 55[3:0], CH2 - 55[7:4], CH3 - 55[11:8], CH4 - 55[15:12], CH5- 56[3:0], CH6 - 56[7:4], CH7 - 56[11:8], CH8 - 56[15:12],**



## **THEORY OF OPERATION**

#### **VCA5807 OVERVIEW**

The VCA5807 is an integrated Voltage Controlled Amplifier (VCA) solution specifically designed for ultrasound systems in which high performance and small size are required. The VCA5807 integrates a complete time-gaincontrol (TGC) imaging path and a continuous wave Doppler (CWD) path. It also enables users to select one of various power/noise combinations to optimize system performance. The VCA5807 contains eight channels; each channels includes a Low-Noise Amplifier (LNA), a Voltage Controlled Attenuator (VCAT), a Programmable Gain Amplifier (PGA), a Low-pass Filter (LPF), and a CW mixer.

In addition, multiple features in the VCA5807 are suitable for ultrasound applications, such as active termination, individual channel control, fast power up/down response, programmable clamp voltage control, fast and consistent overload recovery, ands o on. Therefore, the VCA5807 brings premium image quality to ultra–portable, handheld systems all the way up to high-end ultrasound systems. In addition, the VCA5807 can support sonar applications, considering its excellent low frequency (<100 KHz) response. Its simplified function block diagram is listed in [Figure 64](#page-28-1).



**Figure 64. Functional Block Diagram**

#### <span id="page-28-1"></span><span id="page-28-0"></span>**LOW-NOISE AMPLIFIER (LNA)**

In many high-gain systems, a low noise amplifier is critical to achieve overall performance. Using a new proprietary architecture, the LNA in the VCA5807 delivers exceptional low-noise performance, while operating on a very low quiescent current compared to CMOS-based architectures with similar noise performance. The LNA performs single-ended input to differential output voltage conversion. It is configurable for a programmable gain of 24/18/12dB and its input-referred noise is only 0.63/0.70/0.9nV/√Hz respectively. Programmable gain settings result in a flexible linear input range up to 1Vpp, realizing high signal handling capability demanded by new transducer technologies. Larger input signal can be accepted by the LNA; however the signal can be distorted since it exceeds the LNA's linear operation region. Combining the low noise and high input range, a wide input dynamic range is achieved consequently for supporting the high demands from various ultrasound imaging modes.





The LNA input is internally biased at approximately +2.4V; the signal source should be ac-coupled to the LNA input by an adequately-sized capacitor, that is,  $\geq 0.1 \mu F$ . To achieve low DC offset drift, the VCA5807 incorporates a DC offset correction circuit for each amplifier stage. To improve the overload recovery, an integrator circuit is used to extract the DC component of the LNA output and then fed back to the LNA's complementary input for DC offset correction. This DC offset correction circuit has a high-pass response and can be treated as a high-pass filter. The effective corner frequency is determined by the capacitor  $C_{BYPASS}$  connected at INM. With larger capacitors, the corner frequency is lower. For stable operation at the highest HP filer cut-off frequency, a ≥15nF capacitor can be selected. This corner frequency scales almost linearly with the value of the  $C_{BYPASS}$ . For example, 15nF gives a corner frequency of approximately 100 kHz, while 47nF can give an effective corner frequency of 33 KHz. If low frequency operation is desired, the DC offset correction circuit can also be disabled/enabled through register 52[12]. A large capacitor like 1 µF can be used for setting low corner frequency (<2 KHz) of the LNA DC offset correction circuit. [Figure 61](#page-19-0) shows the frequency responses for low frequency applications.

The VCA5807 can be terminated passively or actively. Active termination is preferred in ultrasound application for reducing reflection from mismatches and achieving better axial resolution without degrading noise figure too much. Active termination values can be preset to 50, 100, 200, 400Ω; other values also can be programmed by users through register 52[4:0]. A feedback capacitor is required between ACTx and the signal source as [Figure 65](#page-29-0) shows. On the active termination path, a clamping circuit is also used to create a low impedance path when overload signal is seen by the VCA5807. The clamp circuit limits large input signals at the LNA inputs and improves the overload recovery performance of the VCA5807. The clamp level can be set to  $350 \text{mV}_{\text{PP}}$ ,  $600 \text{mV}_{\text{PP}}$ , 1.15V<sub>PP</sub> automatically depending on the LNA gain settings when register 52[10:9]=0. Other clamp voltages, such as 1.15V<sub>PP</sub>, 0.6V<sub>PP</sub>, and 1.5V<sub>PP</sub>, are also achievable by setting register 52[10:9]. This clamping circuit is also designed to obtain good pulse inversion performance and reduce the impact from asymmetric inputs. Please note that the clamp settings may change during LNA gain switching. Thus the clamp settling time has to be considered when adjusting LNA gain, especially when overload signals exceed the clamping voltage.



**Figure 65. VCA5807 LNA with DC Offset Correction Circuit**

### <span id="page-29-0"></span>**VOLTAGE-CONTROLLED ATTENUATOR**

The voltage-controlled attenuator is designed to have a linear-in-dB attenuation characteristic; that is, the average gain loss in dB (see [Figure 2\)](#page-10-0) is constant for each equal increment of the control voltage (VCNTL) as shown in [Figure 66](#page-30-0). A differential control structure is used to reduce common mode noise. A simplified attenuator structure is shown in the following [Figure 66](#page-30-0) and [Figure 67](#page-30-1).

The attenuator is essentially a variable voltage divider that consists of the series input resistor  $(R<sub>S</sub>)$  and seven shunt FETs placed in parallel and controlled by sequentially activated clipping amplifiers (A1 through A7).  $V_{\text{CNTL}}$ is the effective difference between VCNTLP and VCNTLM. Each clipping amplifier can be understood as a specialized voltage comparator with a soft transfer characteristic and well-controlled output limit voltage. Reference voltages V1 through V7 are equally spaced over the 0V to 1.5V control voltage range. As the control voltage increases through the input range of each clipping amplifier, the amplifier output rises from a voltage



where the FET is nearly OFF to VHIGH where the FET is completely ON. As each FET approaches its ON state and the control voltage continues to rise, the next clipping amplifier/FET combination takes over for the next portion of the piecewise-linear attenuation characteristic. Thus, low control voltages have most of the FETs turned OFF, producing minimum signal attenuation. Similarly, high control voltages turn the FETs ON, leading to maximum signal attenuation. Therefore, each FET acts to decrease the shunt resistance of the voltage divider formed by Rs and the parallel FET network.

Additionally, a digitally controlled TGC mode is implemented to achieve better phase-noise performance in the VCA5807. The attenuator can be controlled digitally instead of the analog control voltage V<sub>CNTL</sub>. This mode can be set by the register bit 59[7]. The variable voltage divider is implemented as a fixed series resistance and FET as the shunt resistance. Each FET can be turned ON by connecting the switches SW1-7. Turning on each of the switches can give approximately 6dB of attenuation. This can be controlled by the register bits 59[6:4]. This digital control feature can eliminate the noise from the VCNTL circuit and ensure the better SNR and phase noise for the TGC path.





<span id="page-30-0"></span>

**Figure 67. Simplified Voltage Controlled Attenuator (Digital Structure)**

<span id="page-30-1"></span>The voltage controlled attenuator's noise follows a monotonic relationship to the attenuation coefficient. At higher attenuation, the input-referred noise is higher and vice-versa. The attenuator's noise is then amplified by the PGA and becomes the noise floor at ADC input. In the attenuator's high attenuation operating range, that is, VCNTL is high, the attenuator's input noise may exceed the LNA's output noise; the attenuator then becomes the dominant noise source for the following PGA stage and ADC. Therefore, the attenuator's noise should be minimized compared to the LNA output noise. The VCA5807's attenuator is designed for achieving very low noise even at high attenuation (low channel gain) and realizing better SNR in near field. Please see [PGA OUTPUT](#page-47-0) [CONFIGURATION.](#page-47-0) The input referred noise for different attenuations is listed in the below table:



#### **Table 7. Voltage-Controlled-Attenuator noise vs Attenuation**

**Table 7. Voltage-Controlled-Attenuator noise vs Attenuation (continued)**

<b>Attenuation (dB)</b>	Attenuator Input Referred noise (nV/rtHz)
$-18$	
$-12$	

### <span id="page-31-0"></span>**PROGRAMMABLE GAIN AMPLIFIER (PGA)**

After the voltage controlled attenuator, a programmable gain amplifier can be configured as 24dB or 30dB with a constant input referred noise of 1.75nV/rtHz. The PGA structure consists of a differential voltage-to-current converter with programmable gain, current clamping (bias control) circuits, a transimpedance amplifier with a programmable low-pass filter, and a DC offset correction circuit. Its simplified block diagram is shown below:



**Figure 68. Simplified Block Diagram of PGA**

<span id="page-31-1"></span>Low input noise is always preferred in a PGA and its noise contribution should not degrade the ADC SNR too much after the attenuator. At the minimum attenuation (used for small input signals), the LNA noise dominates; at the maximum attenuation (large input signals), the PGA and ADC noise dominates. Thus 24dB gain of PGA achieves better SNR as long as the amplified signals can exceed the noise floor of the ADC.

The PGA current clamping circuit can be enabled (register 51) to improve the overload recovery performance of the VCA. If we measure the standard deviation of the output just after overload, for 0.5V V<sub>CNTL</sub>, it is about 3.2 LSBs in normal case, that is the output is stable in about 1 clock cycle after overload. With the current clamp circuit disabled, the value approaches 4 LSBs meaning a longer time duration before the output stabilizes; however, with the current clamp circuit enabled, there will be degradation in HD3 for PGA output levels > -2dBFS. For example, for a –2dBFS output level, the HD3 degrades by approximately 3dB. In order to maximize the output dynamic range, the maximum PGA output level can exceed 2Vpp (0 dBFS linear output range) with the clamp circuit. Thus ADCs with excellent overload recovery performance should be selected.

#### **NOTE**

In the low power and medium power modes, PGA\_CLAMP is disabled for saving power if 51[7]=0

The VCA5807 integrates an anti-aliasing filter in the form of a programmable low-pass filter (LPF) in the transimpedance amplifier. The LPF is designed as a differential, active, 3rd order filter with Butterworth characteristics and a typical 18dB per octave roll-off. Programmable through the serial interface, the -1dB frequency corner can be set to one of 10MHz, 15MHz, 20MHz, and 30MHz. The filter bandwidth is set for all channels simultaneously.

A selectable DC offset correction circuit is implemented in the PGA as well. This correction circuit is similar to the one used in the LNA. It extracts the DC component of the PGA outputs and feeds back to the PGA's complimentary inputs for DC offset correction. This DC offset correction circuit also has a high-pass response with a cut-off frequency of 80KHz. If <80KHz operation is needed, the DC offset correction circuit can be disabled through the register 0x33[4].



#### **CONTINUOUS-WAVE (CW) BEAMFORMER**

Continuous-wave Doppler is a key function in mid-end to high-end ultrasound systems. Compared to the TGC mode, the CW path needs to handle high dynamic range along with strict phase noise performance. CW beamforming is often implemented in analog domain due to the mentioned strict requirements. Multiple beamforming methods are being implemented in ultrasound systems, including passive delay line, active mixer, and passive mixer. Among all of them, the passive mixer approach achieves optimized power and noise. It satisfies the CW processing requirements, such as wide dynamic range, low phase noise, accurate gain and phase matching.

A simplified CW path block diagram and an In-phase or Quadrature (I/Q) channel block diagram are illustrated below respectively. Each CW channel includes a LNA, a voltage-to-current converter, a switch-based mixer, a shared summing amplifier with a low-pass filter, and clocking circuits. All blocks include well-matched in-phase and quadrature channels to achieve good image frequency rejection as well as beamforming accuracy. As a result, the image rejection ratio from an I/Q channel is better than -46dBc which is desired in ultrasound systems.



**Figure 69. Simplified Block Diagram of CW Path**

**FXAS NSTRUMENTS** 

SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



Note: the 10~15Ω resistors at CW\_AMPINM/P are due to internal IC routing and can create slight attenuation.

**Figure 70. A Complete In-phase or Quadrature Phase Channel**

The CW mixer in the VCA5807 is passive and switch based; passive mixer adds less noise than active mixers. It achieves good performance at low power. The below illustration and equations describe the principles of mixer operation, where Vi(t), Vo(t) and LO(t) are input, output and local oscillator (LO) signals for a mixer respectively. The LO(t) is square-wave based and includes odd harmonic components as the below equation expresses:



**Figure 71. Block Diagram of Mixer Operation**

$$
Vi(t) = sin(\omega_0 t + \omega_d t + \varphi) + f(\omega_0 t)
$$
  
\n
$$
LO(t) = \frac{4}{\pi} \Big[ sin(\omega_0 t) + \frac{1}{3} sin(3\omega_0 t) + \frac{1}{5} sin(5\omega_0 t) ... \Big]
$$
  
\n
$$
Vo(t) = \frac{2}{\pi} \Big[ cos(\omega_d t + \varphi) - cos(2\omega_0 t - \omega_d t + \varphi) ... \Big]
$$

From the above equations, the 3rd and 5th order harmonics from the LO can interface with the 3rd and 5th order harmonic signals in the Vi(t); or the noise around the 3rd and 5th order harmonics in the Vi(t). Therefore, the mixer's performance is degraded. In order to eliminate this side effect due to the square-wave demodulation, a proprietary harmonic suppression circuit is implemented in the VCA5807. The 3rd and 5th harmonic components from the LO can be suppressed by over 12dB. Thus the LNA output noise around the 3rd and 5th order harmonic bands will not be down-converted to base band. Hence, better noise figure is achieved. The conversion loss of the mixer is about -4dB which is derived from:

(1)



$$
20\log_{10}\frac{2}{\pi}
$$

#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

(2)

(3)

The mixed current outputs of the 8 channels are summed together internally. An internal low noise operational amplifier is used to convert the summed current to a voltage output. The internal summing amplifier is designed to accomplish low power consumption, low noise, and ease of use. CW outputs from multiple VCA5807s can be further combined on system board to implement a CW beamformer with more than 8 channels. More detail information can be found in [Figure 92.](#page-51-0)

Multiple clock options are supported in the VCA5807 CW path. Two CW clock inputs are required:  $N \times f_{\text{cw}}$  clock and 1  $\times$   $f_{\text{cw}}$  clock, where  $f_{\text{cw}}$  is the CW transmitting frequency and N could be 32, 16, 8, 4, or 1. Users have the flexibility to select the most convenient system clock solution for the VCA5807. In the 32x  $f_{\text{cw}}$ , 16 x  $f_{\text{cw}}$  and 8x  $f_{\text{cw}}$  modes, the 3rd and 5th harmonic suppression feature can be supported. Thus, the 16  $\times$   $f_{\text{cw}}$  and 8  $\times$   $f_{\text{cw}}$ modes achieves better performance than the 4  $\times$   $f_{\text{cw}}$  and 1  $\times$   $f_{\text{cw}}$  modes.

#### **16**  $\times$  $f_{\text{cw}}$  **and 32**  $\times$  $f_{\text{cw}}$  **Mode**

The 16  $\times$   $f_{\text{cw}}$  mode achieves the best phase accuracy compared to other modes. It is the default mode for CW operation. In this mode, 16 x  $f_{\rm cw}$  and 1 x  $f_{\rm cw}$  clocks are required. 16x $f_{\rm cw}$  generates LO signals with 16 accurate phases. Multiple VCA5807s can be synchronized by the 1  $\times$   $f_{\rm cw}$  , that is, LO signals in multiple VCAs can have the same starting phase. The phase noise spec is critical only for 16X clock. 1X clock is for synchronization only and doesn't require low phase noise. See the phase noise requirement in [CW Clock Selection.](#page-52-0) In addition, the 1X clock can be either a continue wave with a frequency of  $f_{\text{cw}}$  or a single pulse with a pulse width T>(1/16 x  $f_{\text{cw}}$  ).

The top level clock distribution diagram is shown in [Figure 72](#page-35-0). Each mixer's clock is distributed through a 16  $\times$  8 cross-point switch. The inputs of the cross-point switch are 16 different phases of the 1x clock. It is recommended to align the rising edges of the 1 x  $f_{\text{cw}}$  and 16 x  $f_{\text{cw}}$  clocks.

The cross-point switch distributes the clocks with appropriate phase delay to each mixer. For example,  $V_1(t)$  is a received signal with a delay of 1/16 T, a delayed  $L_0(t)$  should be applied to the mixer in order to compensate for the 1/16 T delay. Thus a 22.5° delayed clock, that is, 2π/16, is selected for this channel. The mathematic calculation is expressed in the following equations:

$$
\text{Vi(t)} = \sin\left[\omega_0 \left(t + \frac{1}{16f_0}\right) + \omega_d t\right] = \sin\left[\omega_0 t + 22.5^\circ + \omega_d t\right]
$$
\n
$$
\text{LO}(t) = \frac{4}{\pi} \sin\left[\omega_0 \left(t + \frac{1}{16f_0}\right)\right] = \frac{4}{\pi} \sin\left[\omega_0 t + 22.5^\circ\right]
$$
\n
$$
\text{Vo(t)} = \frac{2}{\pi} \cos\left(\omega_d t\right) + f\left(\omega_n t\right)
$$

Vo(t) represents the demodulated Doppler signal of each channel. When the Doppler signals from N channels are summed, the signal to noise ratio improves.

Comparing to the 16x  $f_{\text{cw}}$  configuration, an extra 2X clock divider is added in the 32x  $f_{\text{cw}}$  configuration. Same CW performance is achieved in both configurations.

**EXAS ISTRUMENTS** 

#### SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**

<span id="page-35-0"></span>



### $8 \times f_{\text{cw}}$  and  $4 \times f_{\text{cw}}$  Modes

8  $\times$   $f_{\rm cw}$  and 4  $\times$   $f_{\rm cw}$  modes are alternative modes when higher frequency clock solution (that is, 16  $\times$   $f_{\rm cw}$  clock) is not available in system. The block diagram of these two modes is shown below.



#### **[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012

Good phase accuracy and matching are also maintained. Quadature clock generator is used to create in-phase and quadrature clocks with exact 90° phase difference. The only difference between 8  $\times$   $f_{\text{cw}}$  and 4  $\times$   $f_{\text{cw}}$  modes is the accessibility of the 3rd and 5th harmonic suppression filter. In the 8  $\times$   $f_{cw}$  mode, the suppression filter can be supported. In both modes, 1/16 T phase delay resolution is achieved by weighting the in-phase and quadrature paths correspondingly. For example, if a delay of 1/16 T or 22.5° is targeted, the weighting coefficients should follow the below equations, assuming  $I_{\sf in}$  and  ${\sf Q}_{\sf in}$  are  $\sin(\omega_0{\sf t})$  and  $\cos(\omega_0{\sf t})$  respectively:

$$
I_{\text{delayed}}(t) = I_{\text{in}} \cos\left(\frac{2\pi}{16}\right) + Q_{\text{in}} \sin\left(\frac{2\pi}{16}\right) = I_{\text{in}}\left(t + \frac{1}{16f_0}\right)
$$

$$
Q_{\text{delayed}}(t) = Q_{\text{in}} \cos\left(\frac{2\pi}{16}\right) - I_{\text{in}} \sin\left(\frac{2\pi}{16}\right) = Q_{\text{in}}\left(t + \frac{1}{16f_0}\right)
$$
(4)

Therefore, after I/Q mixers, phase delay in the received signals is compensated. Mixers' outputs from all channels are aligned and added linearly to improve the signal to noise ratio. It is preferred to have the 4  $\times$   $f_{\text{cw}}$  or  $8 \times f_{\text{cw}}$  and 1  $\times f_{\text{cw}}$  clocks aligned both at the rising edge.



**Figure 74. 8 X ƒcw and 4 X ƒcw Block Diagram**





**Figure 75. 8 x ƒcw and 4 x ƒcw Timing Diagram**

#### **1 × ƒcw Mode**

The 1x  $f_{\text{cw}}$  mode requires in-phase and quadrature clocks with low phase noise specifications. The  $\frac{1}{16}$  phase delay resolution is also achieved by weighting the in-phase and quadrature signals as described in the 8  $\times$   $f_{\rm cw}$ and  $4 \times f_{\text{cw}}$  modes.



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012





### **EQUIVALENT CIRCUITS**







**Figure 77. Equivalent Circuits of LNA inputs**



**Figure 78. Equivalent Circuits of V<sub>CNTLP/M</sub>** 















**APPLICATION INFORMATION**





EXAS **NSTRUMENTS** 

SLOS727 –DECEMBER 2012 **[www.ti.com](http://www.ti.com)**



<span id="page-41-0"></span>Note: The optional R-C filter (10  $\Omega$  and 2 pF) across the ADC inputs is to absorb the glitches caused by the opening and closing of the sampling capacitors. See the corresponding ADC data sheets.





Note:  $R \ge 500$  Ω to meet the VCA Minimum load resistance of 1 KΩ.

#### **Figure 83. Typical Application Circuit between VCA5807 and Operational Amplifier**

<span id="page-41-1"></span>A typical application circuit diagram is listed above. The configuration for each block is discussed below.

#### **LNA CONFIGURATION**

#### **LNA Input Coupling and Decoupling**

The LNA closed-loop architecture is internally compensated for maximum stability without the need of external compensation components. The LNA inputs are biased at 2.4V and AC coupling is required. A typical input configuration is shown in [Figure 84.](#page-42-0)  $C_{\text{IN}}$  is the input AC coupling capacitor.  $C_{\text{ACT}}$  is a part of the active termination feedback path. Even if the active termination is not used, the  $C_{ACT}$  is required for the clamp functionality. Recommended values for  $C_{ACT} \geq 1 \mu$ F and  $C_{IN}$  are  $\geq 0.1 \mu$ F. A pair of clamping diodes is commonly placed between the T/R switch and the LNA input. Schottky diodes with suitable forward drop voltage (that is, the BAT754/54 series, the BAS40 series, the MMBD7000 series, or similar) can be considered depending on the transducer echo amplitude.



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



**Figure 84. LNA Input Configurations**

<span id="page-42-0"></span>This architecture minimizes any loading of the signal source that may otherwise lead to a frequency-dependent voltage divider. The closed-loop design yields very low offsets and offset drift.  $C_{\rm BYPASS}$  (≥0.015µF) is used to set the high-pass filter cut-off frequency and decouple the complimentary input. Its cut-off frequency is inversely proportional to the  $C_{BYPASS}$  value. The HPF cut-off frequency can be adjusted through the register 59[3:2] as [Table 8](#page-42-1) lists. Low frequency signals at T/R switch output, such as signals with slow ringing, can be filtered out. In addition, the HPF can minimize system noise from DC-DC converters, pulse repetition frequency (PRF) trigger, and frame clock. Most ultrasound systems' signal processing unit includes digital high-pass filters or band-pass filters (BPFs) in FPGAs or ASICs. Further noise suppression can be achieved in these blocks. If low frequency signal detection is desired in some applications, the LNA HPF can be disabled.

<span id="page-42-1"></span>



CM BYP and VHIGH pins, which generate internal reference voltages, need to be decoupled with ≥1uF capacitors. Bigger bypassing capacitors (>2.2uF) may be beneficial if low frequency noise exists in system.

#### **LNA Noise Contribution**

The noise spec is critical for LNA and it determines the dynamic range of entire system. The LNA of the VCA5807 achieves low power and an exceptionally low-noise voltage of 0.63nV/√Hz, and a low current noise of  $2.7pA/\sqrt{Hz}$ .

Typical ultrasonic transducer's impedance Rs varies from tens of ohms to several hundreds of ohms. Voltage noise is the dominant noise in most cases; however, the LNA current noise flowing through the source impedance (Rs) generates additional voltage noise.

$$
LNA\_Noise_{total} = \sqrt{V_{LNAnoise}^2 + R_s^2 \times I_{LNAnoise}^2}
$$

(5)

**[VCA5807](http://www.ti.com/product/vca5807 ?qgpn=vca5807 )**



The VCA5807 achieves low noise figure (NF) over a wide range of source resistances as shown in [Figure 31](#page-14-0), [Figure 32](#page-15-0), and [Figure 33](#page-15-0).

In addition, a low noise figure mode has been implemented by optimizing the current noise and voltage noise contribution. When high impedance transducers appear, the VCA5807's noise figure can be improved by enabling the low noise figure mode (register 0x35[9]). [Figure 34](#page-15-1) shows the advantages of the low noise figure mode.

#### **Active Termination**

In ultrasound applications, signal reflection exists due to long cables between transducer and system. The reflection results in extra ringing added to echo signals in pulsed-wave (PW) mode. Since the axial resolution depends on echo signal length, such ringing effect can degrade the axial resolution. Hence, either passive termination or active termination, is preferred if good axial resolution is desired. [Figure 85](#page-43-0) shows three termination configurations:



(a) No Termination



(b) Active Termination



(c) Passive Termination

S0499-01

**Figure 85. Termination Configurations**

<span id="page-43-0"></span>Under the no termination configuration, the input impedance of the VCA5807 is about 6KΩ (8K//20pF) at 1 MHz. Passive termination requires external termination resistor Rt, which contributes to additional thermal noise.

The LNA supports active termination with programmable values, as shown in [Figure 86](#page-44-0) .

**NSTRUMENTS** 



**Figure 86. Active Termination Implementation**

<span id="page-44-0"></span>The VCA5807 has four pre-settings 50,100, 200 and 400Ω which are configurable through the registers. Other termination values can be realized by setting the termination switches shown in [Figure 86.](#page-44-0) Register [52] is used to enable these switches. The input impedance of the LNA under the active termination configuration approximately follows:

$$
Z_{IN} = \frac{R_f}{1 + \frac{A v_{LNA}}{2}}
$$
 (6)

[Table 2](#page-26-1) lists the LNA R<sub>IN</sub> under different LNA gains. System designers can achieve fine tuning for different probes.

The equivalent input impedance is given by [Equation 7](#page-44-1) where  $R_{\text{IN}}$  (8K) and  $C_{\text{IN}}$  (20pF) are the input resistance and capacitance of the LNA.

<span id="page-44-1"></span>
$$
Z_{IN} = \frac{R_f}{1 + \frac{A v_{LNA}}{2}} / / C_{IN} / / R_{IN}
$$

Therefore, the  $Z_{IN}$  is frequency dependent and it decreases as frequency increases shown in [Figure 9.](#page-11-0) Since 2MHz~10MHz is the most commonly used frequency range in medical ultrasound, this rolling-off effect doesn't impact system performance greatly. Active termination can be applied to both CW and TGC modes. Since each ultrasound system includes multiple transducers with different impedances, the flexibility of impedance configuration is a great plus.

[Figure 31,](#page-14-0) [Figure 32,](#page-15-0) and [Figure 33](#page-15-0) shows the NF under different termination configurations. It indicates that no termination achieves the best noise figure; active termination adds less noise than passive termination. Thus termination topology should be carefully selected based on each use scenario in ultrasound.

(7)



#### **LNA Gain Switch Response**

The LNA gain is programmable through SPI. The gain switching time depends on the SPI speed as well as the LNA gain response time. During the switching, glitches might occur and they can appear as artifacts in images. LNA gain switching in a single imaging line may not be preferred, although digital signal processing might be used here for glitch suppression.

#### **NOTE**

The clamp settings may change during LNA gain switching. The clamp settling time needs to be considered when adjusting LNA gain dynamically, especially when overload signals exceed the clamping voltage.

#### **VOLTAGE-CONTROLLED-ATTENUATOR**

The attenuator in the VCA5807 is controlled by a pair of differential control inputs, the V<sub>CNTLM/P</sub> pins. The differential control voltage spans from 0V to 1.5V. This control voltage varies the attenuation of the attenuator based on its linear-in-dB characteristic. Its maximum attenuation (minimum channel gain) appears at  $V_{\text{CNTLP}}$  - $V_{\text{CNTLM}} = 1.5V$ , and minimum attenuation (maximum channel gain) occurs at  $V_{\text{CNTLP}}$  -  $V_{\text{CNTLM}} = 0$ . The typical gain range is 40dB and remains constant, independent of the PGA setting.

When only single-ended  $V_{CNTL}$  signal is available, this 1.5Vpp signal can be applied on the  $V_{CNTLP}$  pin with the  $V_{\text{CNTLM}}$  pin connected to ground. As the below figures show, TGC gain curve is inversely proportional to the  $V_{CNTL}$  -  $V_{CNTLM}$ .







W0004-01 (b) Differential Inputs at  $V_{\text{CNTLP}}$  and  $V_{\text{CNTLM}}$ 

#### **Figure 87. VCNTLP and VCNTLM Configurations**

As discussed in the theory of operation, the attenuator architecture uses seven attenuator segments that are equally spaced in order to approximate the linear-in-dB gain-control slope. This approximation results in a monotonic slope; the gain ripple is typically less than ±0.5dB.

The control voltage input ( $V_{\text{CNTLMP}}$  pins) represents a high-impedance input. The  $V_{\text{CNTLMP}}$  pins of multiple VCA5807 devices can be connected in parallel with no significant loading effects. When the voltage level  $(V_{\text{CNTLP}}-V_{\text{CNTLM}})$  is above 1.5V or below 0V, the attenuator continues to operate at its maximum attenuation level or minimum attenuation level respectively. It is recommended to limit the voltage from -0.3V to 2V.

When the VCA5807 operates in CW mode, the attenuator stage remains connected to the LNA outputs. Therefore, it is recommended to power down the VCAT and PGA using corresponding register bits. In this case, V<sub>CNTLP</sub>-V<sub>CNTLM</sub> voltage does not matter.



The VCA5807 gain-control input has a –3dB bandwidth of approximately 800KHz. This wide bandwidth, although useful in many applications (that is, fast  $V_{CNTL}$  response), can also allow high-frequency noise to modulate the gain control input and finally affect the Doppler performance. In practice, this modulation can be avoided by additional external filtering ( $RV_{CNTL}$  and  $CV_{CNTL}$ ) at  $V_{CNTLMP}$  pins as [Table 9](#page-47-1) shows. However, the external filter's cutoff frequency cannot be kept too low as this results in low gain response time. Without external filtering, the gain control response time is typically less than 1 μs to settle within 10% of the final signal level of 1VPP (–6dBFS) output as indicated in [Figure 54](#page-18-0) and [Figure 55](#page-18-0).

Typical  $V_{\text{CNTLMP}}$  signals are generated by an 8bit to 12bit 10MSPS digital to analog converter (DAC) and a differential operation amplifier. TI's DACs, such as TLV5626 and DAC7821/11 (10MSPS/12bit), could be used to generate TGC control waveforms. Differential amplifiers with output common mode voltage control (that is, THS4130 and OPA1632) can connect the DAC to the  $V_{\text{CNTLMP}}$  pins. The buffer amplifier can also be configured as an active filter to suppress low frequency noise. More information can be found in the literatures SLOS318F and SBAA150. The  $V_{\text{CNTL}}$  vs Gain curves can be found in [Figure 2.](#page-10-0) The below table also shows the absolute gain vs  $V_{\text{CNTL}}$  at room temperature, which may help program DAC correspondingly.

In PW Doppler and color Doppler modes,  $V_{CNTL}$  noise should be minimized to achieve the best close-in phase noise and SNR. Digital V<sub>CNTL</sub> feature is implemented to address this need in the VCA5807. In the digital V<sub>CNTL</sub> mode, no external  $V_{\text{CNTL}}$  is needed.

<span id="page-47-1"></span>

#### **Table 9. VCNTLP – VCNTLM vs Gain Under Different LNA and PGA Gain Settings (Low Noise Mode and Room Temperature)**

### <span id="page-47-0"></span>**PGA OUTPUT CONFIGURATION**

As illustrated in [Figure 68](#page-31-1), the PGA current clamping circuit can be enabled (register 51) to improve the overload recovery performance of the VCA. If we measure the standard deviation of the output just after overload, for 0.5V V<sub>CNTL</sub>, it is about 3.2 LSBs in normal case, that is, the output is stable in about 1 clock cycle after overload. With the current clamp circuit disabled, the value approaches 4 LSBs meaning a longer time duration before the output stabilizes; however, with the current clamp circuit enabled, there will be degradation in HD3 for PGA output levels > -2dBFS. For example, for a –2dBFS output level, the HD3 degrades by approximately 3dB. In order to maximize the output dynamic range, the maximum PGA output level can exceed 2Vpp (0 dBFS linear output range) with the clamp circuit. Thus ADCs with excellent overload recovery performance should be selected.



#### **NOTE**

In the low power and medium power modes, PGA\_CLAMP is disabled for saving power if 51[7]=0

[Figure 82](#page-41-0) and [Figure 83](#page-41-1) show that the PGA outputs can be further processed by either high speed 12-14 Bit ADCs or operational amplifiers. The selection of ADCs or OPAMPs shall minimize performance impact of the VCA5807, that is, selecting devices with significant lower input noise floor compared to VCA5807's output noise. TI's multi-channel high-speed ADCs, such as ADS5294 and ADS5292 and low noise opamps OPA842 and THS4130, are suitable candidates. In portable applications, lower power ADCs and OPAMPs may be selected. The impact on performance degradation can be predicted by comparing the VCA5807 output noise to the total noise of VCA5807 and its subsequent device.

The below figures show the SNR curves when VCA5807 is sampled by ADS5294. Better than 70dBFS SNR is achieved. Further improvement is expected when a 16-bit ADC, e.g. ADS5263, is used.





**Figure 88. SNR vs Gain at PGA Low Noise Mode Figure 89. SNR vs Gain at PGA Low Power Mode**



**Figure 90. SNR vs Gain vs Power Modes at 24dB PGA**

#### **LOW FREQUENCY SUPPORT**

The signal chain of the VCA5807 can handle signal frequency lower than 100 KHz, which enables the VCA5807 to be used not only in medical ultrasound applications but also in sonar applications. The PGA integrator has to be turned off in order to enable the low frequency support. Meanwhile, a large capacitor like 1 µF can be used for setting low corner frequency of the LNA DC offset correction circuit as shown in [Figure 65.](#page-29-0) VCA5807's low frequency response can be found in [Figure 61.](#page-19-0)

## **CW CONFIGURATION**

#### **CW Summing Amplifier**

In order to simplify CW system design, a summing amplifier is implemented in the VCA5807 to sum and convert 8-channel mixer current outputs to a differential voltage output. Low noise and low power are achieved in the summing amplifier while maintaining the full dynamic range required in CW operation.

This summing amplifier has 5 internal gain adjustment resistors which can provide 32 different gain settings (register 54[4:0], [Figure 86](#page-44-0) and [Table 4\)](#page-27-1). System designers can easily adjust the CW path gain depending on signal strength and transducer sensitivity. For any other gain values, an external resistor option is supported. The gain of the summation amplifier is determined by the ratio between the 500Ω resistors after LNA and the internal or external resistor network  $R_{EXT/INT}$ . Thus the matching between these resistors plays a more important role than absolute resistor values. Better than 1% matching is achieved on chip. Due to process variation, the absolute resistor tolerance could be higher. If external resistors are used, the gain error between I/Q channels or among multiple VCAs may increase. It is recommended to use internal resistors to set the gain in order to achieve better gain matching (across channels and multiple VCAs). With the external capacitor  $C_{EXT}$ , this summing amplifier has 1st order LPF response to remove high frequency components from the mixers, such as 2f0±fd. Its cut-off frequency is determined by:

$$
f_{HP} = \frac{1}{2\pi R_{INT/EXT}C_{EXT}}
$$

(8)

Note that when different gain is configured through register 54[4:0], the LPF response varies as well.



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



**Figure 91. CW Summing Amplifier Block Diagram**

Multiple VCA5807s are usually utilized in parallel to expand CW beamformer channel count. These VCA5807s' CW outputs can be summed and filtered externally further to achieve desired gain and filter response. AC coupling capacitors  $C_{AC}$  are required to block DC component of the CW carrier signal.  $C_{AC}$  can vary from 1uF to 10s μF depending on the desired low frequency Doppler signal from slow blood flow. Multiple VCA5807s' I/Q outputs can be summed together with a low noise external differential amplifiers before 16/18-bit differential audio ADCs. Ultralow noise differential precision amplifier OPA1632 and THS4130 can be considered.



An alternative current summing circuit is shown in [Figure 93.](#page-52-1) However this circuit only achieves good performance when a lower noise operational amplifier is available compared to the VCA5807's internal summing differential amplifier.



<span id="page-51-0"></span>**Figure 92. CW circuit with Multiple VCA5807s (Voltage output mode)**



**[www.ti.com](http://www.ti.com)** SLOS727 –DECEMBER 2012



**Figure 93. CW Circuit with Multiple VCA5807s (Current output mode)**

<span id="page-52-1"></span>The CW I/Q channels are well matched internally to suppress image frequency components in Doppler spectrum. Low tolerance components and precise operational amplifiers should be used for achieving good matching in the external circuits as well.

#### <span id="page-52-0"></span>**CW Clock Selection**

The VCA5807 can accept differential LVDS, LVPECL, and other differential clock inputs as well as single-ended CMOS clock. An internally generated VCM of 2.5V is applied to CW clock inputs, that is, CLKP\_16X/ CLKM\_16X and CLKP\_1X/ CLKM\_1X. Since this 2.5V VCM is different from the one used in standard LVDS or LVPECL clocks, AC coupling is required between clock drivers and the VCA5807 CW clock inputs. When CMOS clock is used, CLKM\_1X and CLKM\_16X should be tied to ground. Common clock configurations are illustrated in [Figure 94](#page-53-0). Appropriate termination is recommended to achieve good signal integrity.





(a) LVPECL Configuration

**VCA** CLOCKs



(b) LVDS Configuration



(c) Transformer Based Configuration



(d) CMOS Configuration

S0503-01

**Figure 94. Clock Configurations**

<span id="page-53-0"></span>The combination of the clock noise and the CW path noise can degrade the CW performance. The internal clocking circuit is designed for achieving excellent phase noise required by CW operation. The phase noise of the VCA5807 CW path is better than 155dBc/Hz at 1KHz offset. Consequently the phase noise of the mixer clock inputs needs to be better than 155dBc/Hz.

In the 16, 8, 4  $\times$   $f_{cw}$  operations modes, low phase noise clock is required for 16, 8, 4  $\times$   $f_{cw}$  clocks (that is, CLKP\_16X/ CLKM\_16X pins) in order to maintain good CW phase noise performance. The 1  $\times f_{\text{cw}}$  clock (that is, CLKP\_1X/ CLKM\_1X pins) is only used to synchronize the multiple VCA5807 chips and is not used for demodulation. Thus 1  $f_{\text{cw}}$  clock's phase noise is not a concern. Either a continue clock with a frequency of  $f_{\text{cw}}$  or a single pulse with a width  $>1/(Nf_{\text{cw}})$  can be used.



On the other hand, in the 1  $\times$   $f_{\textrm{cw}}$  operation mode, low phase noise clocks are required for both CLKP\_16X/ CLKM\_16X and CLKP\_1X/ CLKM\_1X pins since both of them are used for mixer demodulation. In general, higher slew rate clock has lower phase noise; thus clocks with high amplitude and fast slew rate are preferred in CW operation. In the CMOS clock mode, 5V CMOS clock can achieve the highest slew rate.

Clock phase noise can be improved by a divider as long as the divider's phase noise is lower than the target phase noise. The phase noise of a divided clock can be improved approximately by a factor of 20log<sub>10</sub>N dB where N is the dividing factor of 16, 8, or 4. If the target phase noise of mixer LO clock 1  $\times$   $f_{\text{cw}}$  is 160dBc/Hz at 1KHz off carrier, the 16  $\times$   $f_{\text{cw}}$  clock phase noise should be better than 160-20log<sub>10</sub>16 = 136dBc/Hz. Ti's jitter cleaners **LMK048X**/CDCM7005/CDCE72010 exceed this requirement and can be selected for the VCA5807. In the 4X/1X modes, higher quality input clocks are expected to achieve the same performance since N is smaller. Thus the 16X mode is a preferred mode since it reduces the phase noise requirement for system clock design. In addition, the phase delay accuracy is specified by the internal clock divider and distribution circuit. In the 16X operation mode, the CW operation range is limited to 8 MHz due to the 16X CLK. The maximum clock frequency for the 16X CLK is 128 MHz. In the 8X, 4X, and 1X modes, higher CW signal frequencies up to 15 MHz can be supported with small degradation in performance, e.g. the phase noise is degraded by 9 dB at 15 MHz, compared to 2 MHz.

As the channel number in a system increases, clock distribution becomes more complex. It is not preferred to use one clock driver output to drive multiple VCAs since the clock buffer's load capacitance increases by a factor of N. As a result, the falling and rising time of a clock signal is degraded. A typical clock arrangement for multiple VCA5807s is illustrated in [Figure 95.](#page-55-0) Each clock buffer output drives one VCA5807 in order to achieve the best signal integrity and fastest slew rate, that is, better phase noise performance. When clock phase noise is not a concern, thai is. the 1  $\times$   $f_{cw}$  clock in the 32, 16, 8, 4  $\times$   $f_{cw}$  operation modes, one clock driver output may excite more than one VCA5807s. Nevertheless, special considerations should be applied in such a clock distribution network design. In typical ultrasound systems, it is preferred that all clocks are generated from a same clock source, such as 16  $\times$   $f_{cw}$ , 1  $\times$   $f_{cw}$  clocks, audio ADC clocks, RF ADC clock, pulse repetition frequency signal, frame clock and so on. By doing this, interference due to clock asynchronization can be minimized





**Figure 95. CW Clock Distribution**

#### <span id="page-55-0"></span>**CW Supporting Circuits**

As a general practice in CW circuit design, in-phase and quadrature channels should be strictly symmetrical by using well matched layout and high accuracy components.

In systems, additional high-pass wall filters (20Hz to 500Hz) and low-pass audio filters (10KHz to 100KHz) with multiple poles are usually needed. Since CW Doppler signal ranges from 20Hz to 20KHz, noise under this range is critical. Consequently low noise audio operational amplifiers are suitable to build these active filters for CW post-processing, that is, OPA1632, OPA2211, LME49990, LMH6629, or THS4130 . More filter design techniques can be found from [www.ti.com](http://www.ti.com). TI's active filter design tool [http://focus.ti.com/docs/toolsw/folders/print/filter](http://focus.ti.com/docs/toolsw/folders/print/filter-designer.html)[designer.html](http://focus.ti.com/docs/toolsw/folders/print/filter-designer.html)

The filtered audio CW I/Q signals are sampled by audio ADCs and processed by DSP or PC. Although CW signal frequency is from 20 Hz to 20 KHz, higher sampling rate ADCs are still preferred for further decimation and SNR enhancement. Due to the large dynamic range of CW signals, high resolution ADCs (≥16bit) are required, such as ADS8413 (2MSPS/16it/92dBFS SNR) and ADS8472 (1MSPS/16bit/95dBFS SNR). ADCs for in-phase and quadature-phase channels must be strictly matched, not only amplitude matching but also phase matching, in order to achieve the best I/Q matching,. In addition, the in-phase and quadrature ADC channels must be sampled simultaneously.



#### **POWER MANAGEMENT**

#### **Power/Performance Optimization**

The VCA5807 has options to adjust power consumption and meet different noise performances. This feature would be useful for portable systems operated by batteries when low power is more desired. Please refer to characteristics information listed in the table of electrical characteristics as well as the typical characteristic plots.

#### **Power Management Priority**

Power management plays a critical role to extend battery life and ensure long operation time. The VCA5807 has fast and flexible power down/up control which can maximize battery life. The VCA5807 can be powered down/up through external pins or internal registers. The following table indicates the affected circuit blocks and priorities when the power management is invoked. In the device, all the power down controls are logically ORed to generate final power down for different blocks. Thus, the higher priority controls can cover the lower priority ones. The VCA5807 register settings are maintained when the VCA5807 is in either partial power down mode or complete power down mode.

<span id="page-56-0"></span>

#### **Table 10. Power Management Priority**

#### **Partial Power-Up/Down Mode**

The partial power up/down mode is also called as fast power up/down mode. In this mode, most amplifiers in the signal path are powered down, while the internal reference circuits remain active.

The partial power down function allows the VCA5807 to be wake up from a low-power state quickly. This configuration ensures that the external capacitors are discharged slowly; thus a minimum wake-up time is needed as long as the charges on those capacitors are restored. The VCA wake-up response is typically about 2 μs or 1% of the power down duration whichever is larger. The longest wake-up time depends on the capacitors connected at INP and INM, as the wake-up time is the time required to recharge the caps to the desired operating voltages. For 0.1μF at INP and 15nF at INM can give a wake-up time of 2.5ms. For larger capacitors this time will be longer. Thus, the VCA5807 wake-up time is more dependent on the VCA wake-up time. The power-down time is instantaneous, less than 1µs.

This fast wake-up response is desired for portable ultrasound applications in which the power saving is critical. The pulse repetition frequency of a ultrasound system could vary from 50KHz to 500Hz, while the imaging depth (that is, the active period for a receive path) varies from 10 μs to hundreds of us. The power saving can be significant when a system's PRF is low. In some cases, only the VCA would be powered down while the ADC keeps running normally to ensure minimum impact to FPGAs.

In the partial power-down mode, the VCA5807 typically dissipates only 12.5 mW/ch, representing a >80% power reduction compared to the normal operating mode. This mode can be set using either pin PDN\_FAST or register bit VCA\_PARTIAL\_PDN.

#### **Complete Power-Down Mode**

To achieve the lowest power dissipation of 0.7 mW/CH, the VCA5807 can be placed into a complete power-down mode. This mode is controlled through the registers VCA COMPLETE PDN or PDN GLOBAL pin. In the complete power-down mode, all circuits including reference circuits within the VCA5807 are powered down; and the capacitors connected to the VCA5807 are discharged. The wake-up time depends on the time needed to recharge these capacitors. The wake-up time depends on the time that the VCA5807 spends in shutdown mode. 0.1μF at INP and 15nF at INM can give a wake-up time close to 2.5ms.

#### **Power Saving in CW Mode**



Usually only half the number of channels in a system are active in the CW mode. Thus the individual channel control through VCA\_PDN\_CH <7:0> can power down unused channels and save power consumption greatly. Under the default register setting in the CW mode, the voltage controlled attenuator, PGA, is still active. During the debug phase, both the PW and CW paths can be running simultaneously. In real operation, these blocks need to be powered down manually.

#### **TEST MODES**

When direct probing VCA outputs is not feasible, the VCA5807 has a test mode in which the CH7 and CH8 PGA outputs can be brought to the CW pins. By monitoring these CW pins, the functionality of VCA operation can be verified. The PGA outputs are connected to the virtual ground pins of the summing amplifier (CW\_IP\_AMPINM/P, CW\_QP\_AMPINM/P) through 5KΩ resistors. The PGA outputs can be monitored at the summing amplifier outputs when the LPF capacitors  $C_{FXT}$  are removed. Note that the signals at the summing amplifier outputs are attenuated due to the 5KΩ resistors. The attenuation coefficient is  $R_{\text{INT/EXT}}/5KΩ$ 

If users would like to check the PGA outputs without removing CEXT, an alternative way is to measure the PGA outputs directly at the CW\_IP\_AMPINM/P and CW\_QP\_AMPINM/P when the CW summing amplifier is powered down

Some registers are related to this test mode. PGA Test Mode Enable: Reg59[9]; Buffer Amplifier Power Down Reg59[8]; and Buffer Amplifier Gain Control Reg54[4:0]. Based on the buffer amplifier configuration, the registers can be set in different ways:

Configuration 1:

In this configuration, the test outputs can be monitored at CW\_AMPINP/M

Reg59[9]=1 ;Test mode enabled

Reg59[8]=0 ;Buffer amplifier powered down

Configuration 2:

In this configuration, the test outputs can be monitored at CW\_OUTP/M

Reg59[9]=1 ;Test mode enabled

Reg59[8]=1 ;Buffer amplifier powered on

Reg54[4:0]=10H; Internal feedback 2K resistor enabled. Different values can be used as well



S0504-01





### **POWER SUPPLY, GROUNDING AND BYPASSING**

In a mixed-signal system design, power supply and grounding design plays a significant role. In most cases, it should be adequate to lay out the printed circuit board (PCB) to use a single ground plane for the VCA5807. Care should be taken that this ground plane is properly partitioned between various sections within the system to minimize interactions between analog and digital circuitry. In addition, optical isolator or digital isolators, such as ISO7240, can separate the analog portion from the digital portion completely. Consequently they prevent digital noise to contaminate the analog portion. [Table 10](#page-56-0) lists the related circuit blocks for each power supply.





All bypassing and power supplies for the VCA5807 should be referenced to their corresponding ground planes. All supply pins should be bypassed with 0.1µF ceramic chip capacitors (size 0603 or smaller). In order to minimize the lead and trace inductance, the capacitors should be located as close to the supply pins as possible. Where double-sided component mounting is allowed, these capacitors are best placed directly under the package. In addition, larger bipolar decoupling capacitors 2.2µF to 10µF, effective at lower frequencies) may also be used on the main supply pins. These components can be placed on the PCB in proximity (< 0.5 in or 12.7 mm) to the VCA5807 itself.

The VCA5807 has a number of reference supplies needed to be bypassed, such CM\_BYP, VHIGH, and VREF\_IN. These pins should be bypassed with at least 1µF; higher value capacitors can be used for better lowfrequency noise suppression. For best results, choose low-inductance ceramic chip capacitors (size 0402, > 1µF) and place them as close as possible to the device pins.

High-speed mixed signal devices are sensitive to various types of noise coupling. One primary source of noise is the switching noise from the serializer and the output buffer/drivers. For the VCA5807, care has been taken to ensure that the interaction between the analog and digital supplies within the device is kept to a minimum amount. The extent of noise coupled and transmitted from the digital and analog sections depends on the effective inductances of each of the supply and ground connections. Smaller effective inductance of the supply and ground pins leads to improved noise suppression. For this reason, multiple pins are used to connect each supply and ground sets. It is important to maintain low inductance properties throughout the design of the PCB layout by use of proper planes and layer thickness.

#### **BOARD LAYOUT**

Proper grounding and bypassing, short lead length, and the use of ground and power-supply planes are particularly important for high-frequency designs. Achieving optimum performance with a high-performance device such as the VCA5807 requires careful attention to the PCB layout to minimize the effects of board parasitics and optimize component placement. A multilayer PCB usually ensures best results and allows convenient component placement.

In addition, appropriate delay matching should be considered for the CW clock path, especially in systems with high channel count. For example, if clock delay is half of the 16x clock period, a phase error of 22.5°C could exist. Thus the timing delay difference among channels contributes to the beamformer accuracy.

**To avoid noise coupling through supply pins, it is recommended to keep sensitive input pins, such as INM, INP, ACT pins always from the AVDD 3.3 V and AVDD 5V planes. For example, either the traces or vias connected to these pins should NOT be routed across the AVDD 3.3 V and AVDD 5V planes.**



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **TEXAS INSTRUMENTS**

www.ti.com 5-Jan-2022

# **PACKAGE MATERIALS INFORMATION**

# **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **PZP 100 PZP 100 POWerPAD** <sup>™</sup> TQFP - 1.2 mm max height

### **14 x 14 mm Pkg Body, 0.5 mm pitch PLASTIC QUAD FLATPACK PLASTIC QUAD FLATPACK 16 x 16 mm Pkg Area**

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PZP (S-PQFP-G100)

PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



NOTES: А. All linear dimensions are in millimeters.

This drawing is subject to change without notice. Β.

 $C.$ Body dimensions do not include mold flash or protrusion

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.

Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



# PZP (S-PQFP-G100)

# PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK

# THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



All linear dimensions are in millimeters NOTE: A.

 $\sqrt{B}$  Tie strap features may not be present. PowerPAD is a trademark of Texas Instruments



# PZP (S-PQFP-G100)

# PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated