# P-Channel Enhancement Mode Field Effect Transistor NDT2955

### **General Description**

This 60 V P-Channel MOSFET is produced using **onsemi**'s high voltage Trench process. It has been optimized for power management plications.

## Features

- -2.5 A, -60 V
  - $R_{DS(ON)} = 300 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$
  - $R_{DS(ON)} = 500 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- High Density Cell Design for Extremely Low R<sub>DS(ON)</sub>.
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- This is a Pb–Free Device

## Applications

- DC/DC Converter
- Power Management


Symbol	Parameter	Value	Unit
V <sub>DSS</sub>	Drain-Source Voltage	-60	V
$V_{GSS}$	Gate-Source Voltage	±20	V
I <sub>D</sub>	Drain Current		А
	– Continuous (Note 1a)	-2.5	
	– Pulsed	-15	
PD	Maximum Power Dissipation		W
	(Note 1a)	3.0	
	(Note 1b)	1.3	
	(Note 1c)	1.1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	–55 to +150	°C

ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted)

		,		
Symbol	Parameter	Мах	Unit	
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	°C/W	



SOT-223 CASE 318H-01

#### MARKING DIAGRAM



Α


Υ

W

2955

(Note: Microdot may be in either location)

#### PINOUT DIAGRAM



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NDT2955	SOT-223 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

# NDT2955

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VALANCHE	ERATINGS			-		
W <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD}$ = 30 V, $I_D$ = 2.5 A	_	-	174	mJ
FF CHARA	CTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}=0~V,~I_D=-250~\mu A$	-60	-	-	V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25°C	_	-60	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V	_	-	-10	μA
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	-	_	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$	-	_	-100	nA
N CHARAC	CTERISTICS (Note 2)			•		
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	-2	-2.6	-4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25°C	-	5.7	-	mV/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10$ V, $I_D = -2.5$ A	_	95	300	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2 \text{ A}$	-	163	500	
		$V_{GS}$ = -10 V, I <sub>D</sub> = -2.5 A, T <sub>J</sub> = 125°C	-	153	513	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = -10$ V, $V_{DS} = -5$ V	-12	-	-	Α
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -2.5 A	-	5.5	-	S
YNAMIC CI	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS}$ = –30 V, $V_{GS}$ = 0 V, f = 1.0 MHz	_	601	-	pF
C <sub>oss</sub>	Output Capacitance		-	85	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	35	-	pF
WITCHING	CHARACTERISTICS (Note 2)					
t <sub>d(on)</sub>	Turn – On Delay Time	$V_{DD}$ = -30 V, $I_D$ = -1 A, $V_{GS}$ = -10 V, $R_{GEN}$ = 6 $\Omega$	_	12	21	ns
t <sub>r</sub>	Turn – On Rise Time	$V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$	-	10	20	ns
t <sub>d(off)</sub>	Turn – Off Delay Time		_	19	34	ns
t <sub>f</sub>	Turn – Off Fall Time	1	-	6	12	ns
Qg	Total Gate Charge	$V_{DS}$ = –30 V, $I_{D}$ = –2.5 A, $V_{GS}$ = –10 V	-	11	15	nC
Q <sub>gs</sub>	Gate-Source Charge	1	-	2.4	-	nC
Q <sub>gd</sub>	Gate-Drain Charge		-	2.7	_	nC
	RCE DIODE CHARACTERISTICS AND M	AXIMUM RATINGS				
I <sub>S</sub>	Maximum Continuous Drain-Source Dio	de Forward Current	-	-	-2.5	А
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -2.5 \text{ A} \text{ (Note 2)}$	-	-0.8	-1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = -2.5 \text{ A},$ $d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$	-	25	-	ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge		-	40	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 42°C/W when mounted on a 1  $in^2$ pad of 2 oz copper.



b. 95°C/W when mounted on a 0.066  $\mbox{in}^2$ pad of 2 oz copper.


Ļ 

c. 110°C/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%.

# NDT2955

## **TYPICAL CHARACTERISTICS**



SOT-223 CASE 318H ISSUE B DATE 13 MAY 2020 A NDTES SCALE 2:1 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. CONTROLLING DIMENSION: MILLIMETERS DIMENSIONS D & E1 ARE DETERMINED AT DATUM H. DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS DO RGATE BURRS. SHALL NOT EXCEED 0.23mm PER SIDE. LEAD DIMENSIONS & AND b1 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBBAR PROTRUSION IS 0.08mm PER SIDE. DATUMS A AND B ARE DETERMINED AT DATUM H. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS & AND b1. DIMENSIONING AND TOLERANCING PER ASME 1. b1 2 з. В 4. 5. 6. 7. b AND b1. MILLIMETERS DIM MIN. NITM. MAX. e \_\_\_ \_\_\_ 1.80 k Α  $\oplus$  0.10  $\otimes$  C A B 0.02 0.06 0.11 A1 TOP VIEW NDTE 7 0.60 0.74 0.88 b 2.90 3.10 b1 3.00 DETAIL A 0.24 \_\_\_\_ 0.35 С H 6.70 D 6.30 6.50 Ε 6.70 7.00 7.30 E1 3.30 3.50 3.70 0.10 C 2.30 BSC e SIDE VIEW FND VIEW L 0.25 \_\_\_ i 10° 0° \_\_\_\_ -3.80 2.00 Α1 DETAIL A 8.30 3x= Assembly Location GENERIC A 2.00 **MARKING DIAGRAM\*** Y = Year = Work Week w XXXXX = Specific Device Code = Pb-Free Package 5'30 AYW 3x 1.50 (Note: Microdot may be in either location) XXXXX= PITCH \*This information is generic. Please refer to RECOMMENDED MOUNTING FOOTPRINT device data sheet for actual part marking. For additional information on our Pb-Free strategy Pb-Free indicator, "G" or microdot "•", may ж and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D. or may not be present. Some products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98ASH70634A Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOT-223 PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights nor the



**ON Semiconductor**<sup>®</sup>

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales