SCES392E - MARCH 2002 - REVISED DECEMBER 2002

**DGG OR DGV PACKAGE** 

(TOP VIEW)

- **Member of the Texas Instruments** Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 2 ns at 1.8 V
- Low Power Consumption, 20-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

16-bit (dual-octal) noninverting bus transceiver is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

The SN74AUC16245 is designed asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

48 10E 1DIR L 1B1 📙 2 47 1A1 1B2 **∐** 3 46 1 1A2 GND 4 45 GND 1B3 🛮 5 44 🛮 1A3 1B4 🛮 6 43 1 1A4 42 V<sub>CC</sub> V<sub>CC</sub> **4** 7 1B5 **∐** 8 41 1 1A5 1B6 🛮 9 40 1 1A6 39 GND GND | 10 1B7 ∏ 11 38 🛮 1A7 1B8 📙 12 37 L 1A8 2B1 13 36 2A1 2B2 1 14 35 2A2 GND II 15 34 | GND 2B3 🛮 16 33 2A3 2B4 🛮 17 32 2A4 31 V<sub>CC</sub> V<sub>CC</sub> **↓** 18 2B5 19 30 2A5 2B6 | 20 29 2A6 GND 21 28 GND 2B7 **2**2 27 2A7 2B8 🛮 23 26 2A8 25 2OE 2DIR 🛮 24

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

TA	PACKAC	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUC16245DGGR	AUC16245
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUC16245DGVR	MH245
	VFBGA – GQL	Tape and reel	SN74AUC16245GQLR	MH245

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

# GQL PACKAGE (TOP VIEW)

		1	2	3	4	5	6
Α	$\left( \right.$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$
В		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
D		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
Е		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$
F		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
н		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
K		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	()	$\bigcirc$
	<b>\</b>						

# terminal assignments


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <u>OE</u>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Ε	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	Vcc	Vcc	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <b>O</b> E


NC - No internal connection

# FUNCTION TABLE (each 8-bit section)

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

# logic diagram (positive logic)





Pin numbers shown are for the DGG and DGV packages.



SCES392E - MARCH 2002 - REVISED DECEMBER 2002

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, VO (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

# recommended operating conditions (see Note 3)

			MIN	MAX	UNIT		
Vcc	Supply voltage		0.8	2.7	V		
		V <sub>CC</sub> = 0.8 V	VCC				
$\vee_{IH}$	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7				
		V <sub>CC</sub> = 0.8 V		0			
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	V		
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7			
٧ <sub>I</sub>	Input voltage	•	0	3.6	V		
.,	0	Active state	0	VCC	V		
VO	Output voltage	3-state	0	3.6			
		V <sub>CC</sub> = 0.8 V		-0.7			
		V <sub>CC</sub> = 1.1 V		-3			
lOH	High-level output current	V <sub>CC</sub> = 1.4 V		-5	mA		
		V <sub>CC</sub> = 1.65 V		-8			
		V <sub>CC</sub> = 2.3 V		-9	.		
		V <sub>CC</sub> = 0.8 V		0.7			
		V <sub>CC</sub> = 1.1 V		3			
loL	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA		
		V <sub>CC</sub> = 1.65 V		8			
		V <sub>CC</sub> = 2.3 V		9			
Δt/Δν	Input transition rise or fall rate	•		5	ns/V		
TA	Operating free-air temperature		-40	85	°C		

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74AUC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES392E - MARCH 2002 - REVISED DECEMBER 2002

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDITION	ONS	vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.	.1				
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55			
l ,,		$I_{OH} = -3 \text{ mA}$		1.1 V	0.8			V	
VOH		$I_{OH} = -5 \text{ mA}$		1.4 V	1			V	
		$I_{OH} = -8 \text{ mA}$		1.65 V	1.2				
		I <sub>OH</sub> = −9 mA		2.3 V	1.8				
		I <sub>OL</sub> = 100 μA		0.8 V to 2.7 V			0.2		
		$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25				
l ,,		I <sub>OL</sub> = 3 mA		1.1 V			0.3	V	
VOL		I <sub>OL</sub> = 5 mA	1.4 V			0.4			
		$I_{OL} = 8 \text{ mA}$		1.65 V 0.45					
		I <sub>OL</sub> = 9 mA	2.3 V			0.6			
II	All inputs	$V_I = V_{CC}$ or GND		0 to 2.7 V			±5	μΑ	
l <sub>off</sub>		$V_I$ or $V_O = 2.7 V$		0			±10	μΑ	
l <sub>OZ</sub> ‡		$V_O = V_{CC}$ or GND		2.7 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μΑ	
Ci		$V_I = V_{CC}$ or GND	_	2.5 V		3		pF	
C <sub>io</sub>		$V_O = V_{CC}$ or GND		2.5 V		7		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> =		V <sub>CC</sub> =	: 1.5 V 1 V	_	C = 1.8		V <sub>CC</sub> =		UNIT
	(INPOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	5.6	0.5	3.1	0.5	2	0.5	1.5	2	0.4	1.9	ns
<sup>t</sup> en	ŌĒ	A or B	10	0.7	4.6	0.7	3.1	0.7	2.1	3.1	0.7	2.6	ns
<sup>t</sup> dis	OE	A or B	12.8	0.8	6.8	0.8	5	0.8	3.4	4.8	0.5	2.9	ns


# operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V TYP	V <sub>CC</sub> = 1.2 V TYP	V <sub>CC</sub> = 1.5 V TYP	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	UNIT
Power Cpd dissipation capacitance	Outputs enabled		22	23	24	25	29	1
	Outputs disabled	f = 10 MHz	1	1	1	1	1	pF




<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND

v <sub>cc</sub>	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	<b>2 k</b> Ω	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 Ω	0.15 V



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

20-Jan-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUC16245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16245	Samples
SN74AUC16245DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH245	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






20-Jan-2021

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC16245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUC16245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC16245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUC16245DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

## DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated