

v02.1112



Typical Applications

The HMC976LP3E is ideal for:

- Test Instrumentation
- Military Radios, Radar and ECM
- Basestation Infrastructure
- Ultra Low Noise Frequency Generation
- Fractional-N Synthesizer Supply
- Microwave VCO Supply

Functional Diagram

- Mixed-Signal Circuit Supply
- Low Noise Baseband Circuit Supply

HMC976LP3E

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR

Features

High Output Current: 400mA Low Dropout: 300mV at 400mA Output and VR>3V Ultra Low Noise: 3nV/JHz at 10 kHz, 6nV/JHz at 1 kHz High Power Supply Rejection Ratio (PSRR):

<-60 dB at 1 kHz, <-30 dB at 1 MHz</p>
Adjustable Voltage Output: VR 1.8 to 5V at 400mA
Designed to work with low ESR ceramic capacitors
Low Power-Down Current: <1 µA</p>
Thermal Protection
16 Lead 3x3 mm SMT Package: 9mm²

General Description

The HMC976LP3E is a BiCMOS ultra low noise linear voltage regulator. The high Power Supply Rejection Ratio (PSRR) in the 0.1 MHz to 10 MHz range provides excellent rejection of any preceding switching regulator or other power supply noise. The voltage output is ideal for frequency generation subsystems including Hittite's broad line of PLLs with integrated VCOs.

The output voltage can be adjusted lower than the default value by using one external resistor. The output can be set to 5V by grounding the HV pin. The regulator can be powered down by the TTL-compatible Enable input. The HMC976LP3E is housed in a 3x3mm QFN SMT package.

		-		-			
		N/C	VDD	N/C	N/C		
		16	15	14	13		
EN	1			$\overline{\mathbf{N}}$		12	N/C
RD	2	BAND			$>_{\top}$	11	VR
REF	3	GAP				10	N/C
VRX	4			~~ <u> </u>		9	N/C
		5	6	7	8		
	<u> </u>	₹	N/C	N/C	N/C	P	ACKAGE BASE
							GND

Table 1. Electrical Specifications, T_A = +25 °C

Parameter	Conditions	Min	Тур	Мах	Units
Output Voltage VR (Default)	Vdd = 5.5V; Maximum load current	4.7	4.8	4.9	V
Output Voltage VR (5V setting)	Vdd = 5.5V; Maximum load current	4.9	5	5.1	V
Output Voltage Tolerance	Vdd = 5.5V; Maximum load current; Default and 5V setting			2	%
Input Voltage Range (Default)	Default output voltage configuration	5.1		5.5	V
Input Voltage Range	For VR>3V ^[1] VDD>VR+0.3V	3.3		5.5	V
Output Voltage Range VR	Set by external resistors.	1.8		5.1	V

[1] See Absolute Maximum Ratings Table "Absolute Maximum Ratings"

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v02.1112

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR



Table 1. Electrical Specifications (Continued)

Parameter	Conditions	Min	Тур	Max	Units
Reference Voltage VREF	Vdd = 5.5V; REF cannot source/sink external current		1.17		V
Output Current VR [1]	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			400	mA
Output Noise Spectral Density 10 Hz 100 Hz 1 kHz 10 kHz 100 kHz	Vdd = 5.5V; VR = 5.0V Measured on Application Schematic ^[3] Maximum Load Current		4000 120 6 3 3		nV/rtHz
Integrated Output Noise 100 Hz to 100 kHz	Vdd = 5.5V; VR = 5.0V ^[3]		1.5		μVrms
Load Regulation, VR	Vdd = 5.5V; VR=5.0V			0.01	% / mA
PSRR 1 kHz 10 kHz 100 kHz 1 MHz 10 MHz 50 MHz	Vdd = 5.5V; VR=5.0V Maximum load current		-70 -65 -45 -35 -30 -20		dB
Output Voltage Variation vs. Package Base Temperature 25°C to 85°C -40°C to 25°C	Vdd = 5.5V; VR=5.0V Maximum load current		0.005 0.005	0.01 0.01	% / °C % / °C
Current Consumption (I _{GND})	Ven = Vdd = 5.5V; Maximum Load Current		1.1	1.5	mA
Power Down Current	Vdd = 5.5V; EN = Low; Output is float- ing (high - impedance) in Power-Down mode			1	μΑ
Start-Up Transient Time	0 to 90% of final voltage Vdd = 5.5V ^[3]			200	ms
Enable Input EN High Level	Vdd>=VEN	2		Vdd	V
Enable Input EN Low Level	Vdd>=VEN	0		0.8	V
Output Load Capacitance [2]	To guarantee stability, noise and PSRR performance ^[3]	4.7			μF
Thermal Protection Threshold Junction Temperature [4]	Junction Temperature Rising	115	130		°C
Thermal Protection Hysteresis			10		°C

[1] The regulator does not include short-circuit protection circuitry. The outputs will withstand short-circuit conditions for a duration <10s. The thermal protection is not intended to be used as a short circuit protection

[2] HMC976LP3E was designed to work with low ESR ceramic capacitors connected to pin 4 VRX.

[3] See HMC976LP3E 5.0V User Application Schematic herein


[4] See figures 14,15, and 16


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v02.1112




















[1] VDD=5.5V,400mA Load see "HMC976LP3E 5V User Application Schematic"

[2] VDD=5.0V,400mA Load see "HMC976LP3E 3.3V User Application Schematic"

[3] VDD=5.5V,400mA Load see "HMC976LP3E 4.8V User Application Schematic".

[4] Temperature is the ambient temperature of the standard HMC976LP3E evaluation board, still air.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v02.1112









Figure 9. Supply Turn-On Transient [2]







VDD=5.5V, 400mA Load <u>""HMC976LP3E 5V User Application Schematic"</u>.
 VDD=5.0V, 400mA Load "HMC976LP3E 3.3V User Application Schematic"

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR




Figure 10. Supply Turn-Off Transient [2]





Figure 12. Vout vs. Load current [1]



POWER CONDITIONING - SMT



v02.1112



Table 2. Absolute Maximum Ratings


+5.8V / -0.3V
+5.8V /-0.3V
+5.8V / -0.3V
780mW
51.5 °C/W [3]
18 °C/W
+150 °C
420 mA
-65 to +150 °C
Class 1C


Table 3. Recommended Operating Condition


Parameter	Condition	Min.	Тур.	Max.	Units
Junction Temperature				115	°C
Ambient Temperature		-40		85	°C

Outline Drawing

TOP VIEW







BOTTOM VIEW

NOTES

- [1] PACKAGE BODY MATERIAL: LOW STRESS INJECTION MOLDED PLASTIC LEAD AND GROUND PADDLE MATERIAL: COPPER ALLOY. LEAD AND GROUND PADDLE MATERIAL: COPPER ALLOY. LEAD AND GROUND PADDLE PLATING: 100% MATTE TIN.
- [2]
- [3]
- [4] DIMENSIONS ARE IN INCHES [MILLIMETERS].
 [5] LEAD SPACING TOLERANCE IS NON-CUMULATIVE
- [6] PAD BURR LENGTH SHALL BE 0.15mm MAX. PAD BURR HEIGHT SHALL BE 0.25m MAX.
- [7] PACKAGE WARP SHALL NOT EXCEED 0.05mm
- [8] ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB GROUND

[9] REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

Table 4. Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking ^[1]	
HMC976LP3E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 ^[2]	<u>976</u> XXX X	

[1] 4-Digit lot number XXXX

[2] Max peak reflow temperature of 260 °C

[3] For standard HMC976LP3E evaluation board, no heat sink (HS) and no air flow, see figures 14, 15, and 16

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D

Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The absolute maximum ratings apply individually only, not in combination.

Stresses above those listed under Absolute Maximum

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR





v02.1112

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR



Table 5. Pin Descriptions

Pin Number	Function	Description	Interface Schematic	
1	EN	Enable Input, TTL Logic Level. The VR and VRX outputs are floating (high impedance) when EN = Low.		
2	RD	Resistive feedback for VR, see "Output Voltage Adjust" section.		
3	REF	Reference voltage (bandgap) output. Cannot be used to source/sink current to/from external circuits		
4	VRX	For Decoupling Capacitor Cannot be used to source current to external circuits	VR 0 60 mR	
11	VR	Regulator Output VR 400mA	Ţ Ţ	
5	HV	Sets VR to 5V output when grounded		
6 - 10, 12 - 14,16	N/C	These pins can be left unconnected or connected to GND with no change in performance		
15	VDD	Unregulated power supply input 5.5V max		
Package Base	GND	Must contact PCB ground		

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v02.1112

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR



Evaluation PCB




Table 6. Ordering Information

Item	Contents	Part Number
Evaluation PCB	HM976LP3E Evaluation PCB	131671-HMC976LP3E

Table 7. List of Materials for Evaluation PCB 131671

Item	Contents
J1	PCB Mount SMA connector
J3	3 Pin Header
JP4, JP6, JP7, JP8,	2 Pin Header and Jumper
C10, C12, C21	4.7μF Capacitor 0603 Pkg.
C11	0.1µF Capacitor 0402 Pkg.
R13	0.2 Ohm Resistor 0402 Pkg.
R3	1 Ohm Resistor 0402 Pkg.
R8	100 kOhm Resistor 0402 Pkg.
TP1, TP3	Test Point PC Compact Red
TP2	Test Point PC Compact Black
U1	HMC976LP3E 400mA Low Noise, High PSRR Linear Voltage Regulator
РСВ	131669 Eval Board

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




400mA LOW NOISE, HIGH PSRR

LINEAR VOLTAGE REGULATOR

v02.1112



Figure 13. Evaluation PCB Schematic



Operational Features

The recommended configuration is <u>"HMC976LP3E 4.8V User Application Schematic</u>". This is for the default output voltage of 4.8V nominal. The values shown are those recommended for optimum Noise Spectral density. For users requiring extremely low noise in the 1 MHz to 10 MHz range the largest output capacitor should be used: a 68uF takes the noise between 100 kHz and 1 MHz to below 2.5nV/JHz.

Load Capacitor Characteristics

The HMC976LP3E was designed to work with a low ESR ceramic load capacitor on the VRX pin (C21 in the schematic above). Low ESR ceramic capacitors are very small and best for eliminating high frequency noise. Ceramic capacitors can vary as much as 50% versus temperature and 60% versus voltage, dependant on the ceramic type e.g. Z5U, Y5V, X7R or X5R. There are no restrictions on ceramic type or minimum ESR, only that the user must guarantee that the minimum output capacitance over operating conditions is 4.7µF, smaller values can result in noise peaking or lower stability.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v02.1112

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR



Output Voltage Adjustment

The default output voltage is 4.8V this configuration <u>"HMC976LP3E 4.8V User Application Schematic"</u>.

The output voltage can be set to 5V by a ground on HV pin 5 "HMC976LP3E 5V User Application Schematic".

The output voltage can be set from 1.8V to <4.8V by a resistor from pin 2 to the output pin 11 shown in <u>"HMC976LP3E 3.3V User Application Schematic".</u> The value of the resistor is given by the equation below.

$$R1 = \frac{\left(\left(\frac{Vout}{1.17}\right) - 1\right) * 18.9}{1 - 0.32 * \left(\left(\frac{Vout}{1.17}\right) - 1\right)}$$
 (Kohms)

If the temperature stability performance similar to that shown in the plot <u>"Vout=5V and Vref vs. Temperature</u>" is required, then any external resistor temperature coefficient is a critical parameter and should be better than 50ppm and 1% tolerance. Please note that the temperature coefficient of the internal resistor feedback divider is 270ppm/°C.

Layout of PCB

The layout of the PCB should follow these guide lines, the PADDLE should be connected to ground with at least 5 vias directly under the paddle to the bottom side ground plane. To ensure the noise and PSRR specifications are met, the capacitors connecting to Pins 15, 11, 3 (see user application schematics), should be placed as close as possible to the relevant pin and the ground connection should be as short as possible. Trace widths and via sizes should be scaled to match the current drawn. The use of a large ground plane is recommended with a large number of ground vias near the device to carry the ground.

Thermal Protection

The HMC976LP3E includes an integrated thermal protection circuit. If the junction temperature of the HMC976LP3E reaches the maximum operating junction temperature (115°C max, 130°C typical) then the thermal protection circuit temporarily disables the HMC976LP3E outputs (with ~500uA output current) until the junction temperature cools down by approximately 10°C.

A typical reason for the increase of the junction temperature is an unexpected increase in current draw. By disabling the outputs, the HMC976LP3E is in this case protecting the other devices on the PCB that it is supplying with current. The thermal protection circuitry will also indirectly protect against a short circuit at the output. After the overload or the fault condition is removed or changed, the regulator output returns to the nominal operation

For reliable long term operation the <u>"Recommended Operating Condition"</u> must be followed and the maximum junction temperature must not be exceeded. The junction temperature for a given dissipation can be calculated from the equation below:

$$T_j = T_a + \left| P_d \times \Theta_{ja} \right|$$

Where Tj=Junction Temperature (°C), Ta=Ambient Temperature (°C), Pd=Dissipated Power (W) θ_{ja} =Thermal Resistivity Junction to Ambient (°C/W). Please refer to Table 2 for thermal resistance values.



v02.1112

ROHS V

400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR

HMC976LP3E

Thermal dissipation should be taken into account at all times especially with large dropout voltages VDD-VR, i.e. if 1.8V output is required from 5.5V input voltage, then the output current must be restricted to <210mA, or VDD restricted to <3.75V for a 400mA load.

The exact maximum operating temperature before the thermal protection circuit activates is largely dependent on the customer PCB design. Below is an example for maximum ambient temperature calculation for the standard HMC976LP3E evaluation PCB with no heat sink and no air flow (fans). Customers should perform this calculation for their PCB layout and operating conditions.

VIN=5.5V, Vout=5.0V, Iout=400mA

Vdropout=VIN-VOUT=0.5V

Dissipated power on regulator Pd=0.5Vx0.4A=0.2W

 $\theta_{ja=51.5^{\circ}C/W}$

Junction temperature increase using standard HMC976 board: DTj=Pd x θ ja =10.3°C. Thermal shutdown junction temperature of regulator (absolute min) Tsdwn=+115°C. Maximum corresponding ambient temperature Ta_max = Tsdwn - DTj = +104.7°C

The plots below show how the PCB ground copper area affects the HMC976LP3E junction temperature for different HMC976LP3E power dissipation conditions. The following cases are included in the plots:


- 1. 100 mm² Copper Area
- 2. 1000 mm² Copper Area
- 3. 2580 mm² Copper Area HMC976LP3E Evaluation PCB No Heat Sink (HS)
- 4. 2580 mm² Copper Area HMC976LP3E Evaluation PCB with Heat Sink (HS)
- 5. JEDEC Board as per JESD51-3

The typical corresponding θ is shown in Table 8:

Table 8. Typical θ_{ja} for specified PCB Copper Sizes


Copper size (mm ²)	θja (°C/W)
100	173.5
1000	57.3
2580 no HS	51.5
2580 with HS	44

Figure 14. HMC976LP3E JUNCTION TEMPERATURE °C vs. TOTAL POWER DISSIPATION 25°C AMBIENT



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Figure 15. HMC976LP3E JUNCTION TEMPERATURE °C vs. TOTAL POWER DISSIPATION 50°C AMBIENT





v02.1112



400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR

Figure 16. HMC976LP3E JUNCTION TEMPERATURE °C vs. TOTAL POWER DISSIPATION 85°C AMBIENT





Figure 17. HMC976LP3E 3.3V User Application Schematic



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v02.1112




400mA LOW NOISE, HIGH PSRR LINEAR VOLTAGE REGULATOR

Figure 18. HMC976LP3E 4.8V User Application Schematic







Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.