

to ramp up to maximum speed.

running operation via EEPROM.

The A89303 three-phase motor driver incorporates sensorless drive intended to drive low power automotive BLDC motors. A trapezoidal drive algorithm is implemented to minimize time

The device can be operated by PWM duty or I2C interface. The I2C serial port can be used to customize the startup and

The A89303 is available in a 20-lead TSSOP with exposed power pad (suffix LP) and a 32-contact 5 mm \times 5 mm QFN with exposed thermal pad and wettable flank (suffix ET).

FEATURES AND BENEFITS DESCRIPTION

- AEC-Q100 qualified
- I²C serial port control
- Fast startup features
- Trapezoidal drive
- Sensorless (no Hall sensors required)
- Low R_{DS(ON)} power MOSFETs
- FG speed output
- Lock detection
- Soft start
- Overcurrent protection
- Overvoltage protection
- Diagnostic outputs
- Small form factor automotive pump

PACKAGES:

20-lead TSSOP with exposed thermal pad (LP package)

Not to scale

32-contact QFN with exposed thermal pad and wettable flank $5 \text{ mm} \times 5 \text{ mm} \times 0.90 \text{ mm}$ (ET package)

SPECIFICATIONS

SELECTION GUIDE

ABSOLUTE MAXIMUM RATINGS

THERMAL CHARACTERISTICS

*Additional thermal information available on the Allegro website.

TABLE OF CONTENTS

PINOUT DIAGRAMS AND TERMINAL LIST TABLE

LP Package Pinout

ET Package Pinout

$\sf{\bf \rm \bf ELECTRICAL~CHARACTERISTICS:}$ Valid for T $_{\sf J}$ = –40°C to 125°C and V_{BB} = 5.5 to 40 V, unless noted otherwise

[1] Specified limits are tested at a single temperature and assured over temperature range by design and characterization.

[2] Ensured by design and characterization, not production tested

Continued on next page...

$\sf{\bf \texttt{ELECTRICAL CHARACTERISTICS}}$ ($\sf{continued}$): Valid for T $_{\sf J}$ = –40°C to 125°C and V $_{\sf BB}$ = 5.5 to 40 V, unless noted otherwise

[1] Specified limits are tested at a single temperature and assured over temperature range by design and characterization.

FUNCTIONAL DESCRIPTION

Basic Operation

The A89303 targets automotive pump BLDC applications to meet the objectives of fast startup, high efficiency, and robust protection features.

The speed of the fan is typically controlled by variable duty cycle PWM input. The duty cycle is measured and converted to a 9-bit

number. This 9-bit "demand" is translated to a PWM duty cycle applied to the motor windings, effectively a percentage of the power supply voltage.

Protection features include lock detection with restart, overcurrent limit, overvoltage protection, motor output short-circuit protection (OCP), thermal shutdown, and undervoltage monitors (VBB, VCP).

Figure 2: Trapezoidal Drive Sequence

FG. Open-drain output. Represents electrical frequency of the motor. Additionally, the FG pin serves as the data line (SDA) for I 2C communication.

PWM. Speed demand input. The demand can be in the form of duty cycle, or direct I2C command. The PWM pin also is the I2C clock input (SCL). The allowable frequency range for duty input is 2.1 to 45 kHz. There is a 520 µs delay after PWM changes for logic to detect a valid ON or OFF command.

LOCK DETECT. During motor operation, the core logic will check to see if motor is synchronized based on comparison of expected back-EMF zero crossing to the actual back-EMF zero crossing. If it is determined the rotor has lost synchronization, the A89303 will disable the outputs before attempting a motor restart.

CTAP. Connection for the motor common. This pin must be left open if not connected.

CHARGE PUMP (VCP, CP1, CP2). A charge pump is used to generate a gate supply 7 V greater than V_{BB} in order to drive the source side DMOS gates. Two 0.22 µF ceramic capacitors are required for this function, connected as shown in application diagram. The charge pump is disabled when the PWM input is less than duty cycle thresholds. The charge pump circuit also integrates an undervoltage monitor to protect against turning on DMOS outputs when VCP is too low.

OVP. The outputs can be disabled if power supply voltage exceeds threshold VBBOV.

Motor Lead Fault (OCP). Overcurrent Protection, V_{DS} monitor. To protect from short to ground, shorted load, or short to battery conditions for the motor lines, the voltage across the power outputs are always monitored when the MOSFET is turned ON. There will be a short blank time before the motor outputs are disabled if the overcurrent protection limit I_{OCP} is exceeded. The fault is latched off and can only be reset by power cycle or PWM on/off cycle.

Note: During the shorted event, the absolute maximum ratings may be exceeded for the blank time.

OCL. Overcurrent Limit. The voltage on LSS pin is monitored to limit current in the motor outputs. The overcurrent threshold voltage VRI can be programmed via EEPROM.

$$
I_{OCL} = V_{RI} / R_{SENSE}
$$

where $V_{RI} = (Code + 1) \times 10 \text{ mV}$; Code = [15..31]

Fault Flags. Two open drain fault pins indicate status as follows.

[1] TSD with PWM = high results in rotor lock fault. Rotor lock fault has priority. To check TSD when motor running, drive PWM low to observe FF change from 10 to 01.

[2] If PWM is below DCON/DCOFF threshold, VCP UVLO fault will be masked.

[1] Output disable based on VBB UVLO can be masked by EEPROM bit UVMASK. In this case, the outputs will be protected by the charge pump UVLO function.

Figure 3: TSD/ Fault Flag with PWM High Timing

Description of events:

- 1. TSD threshold exceeded, short pulse on FF1, $FF = 01$
- 2. TSD triggers lock detect timer, $FF = 10$.
- 3. At end of lock timer. Since TSD condition still exists, Lock timer triggered again, FF = 10.
- 4. At end of lock timer, TSD is OK, normal motor operation can resume, $FF = 00$.
- 5. TSD threshold exceeded, short pulse on FF1, $FF = 01$, shortly followed by $FF = 10$.
- 6. Upon detection of $FF = 10$, controller wants to determine fault caused by motor lead fault or TSD. Method is to drive PWM low
- 7. Short delay ($t_{\text{PWM OFF}}$) before internal on/off signal changes state. This signal resets lock timer (will not reset OCP fault). FF changes to 01.

Power On / Power Off Timing

Figure 4: Power On / Power Off Timing, PWM high on power up, low on power down

Conditions: PWM high on power up, low on power down.

Description of events:

- 1. POR delay signal (t_{POR} $_{\text{DELAY}}$) triggered by UV signal on internal 3p3 power supply. Fault signals driven low during this delay.
- 2. At end of delay, logic is valid. $FF = 11$, voltage fault due to V_{BB} below undervoltage level. At this point, logic circuit is running PWM signal is checked.
- 3. FF = 00 voltage fault is released as V_{BB} rises over V_{BBUVLO} .
- 4. PWM logic high is detected after t_{PWM} ON. Charge pump is enabled. FF = 11 while VCP is below UVLO level. The time for VCP to rise over its UVLO level is t_{VCPUV} .
- 5. V_{CP} rises over UVLO level and motor outputs turn on, FF back to 00.
- 6. PWM off starts $t_{\text{PWM OFF}}$ timer.
- 7. PWM recognized low to turn off motor and charge pump. Fault flag does not check V_{CP} UV when PWM = low.
- 8. Power down UV fault, $FF = 11$, when V_{BB} falls below ($V_{BBUVLO} V_{BBHYS}$).
- 9. Internal logic reset when below internal V_{3p3} UVLO. This occurs when V_{BB} is approximately 3.6 V.

Power On / Power Off Timing (continued)

Figure 5: Power On / Power Off Timing, PWM low on power up, high on power down, V_{BB} dv/dt < 80 µs

Conditions: PWM low on power up, high on power down, V_{BB} dv/dt <80 µs.

Description of events:

- 1. POR delay signal (t_{POR} $_{\text{DELAY}}$) triggered by UV signal on internal 3p3 power supply. Fault signals driven low during this delay.
- 2. At end of delay, logic is valid. Fault flag = 00, due to V_{BB} above undervoltage level.
- 3. PWM ON starts $t_{\text{PWM ON}}$ timer.
- 4. PWM recognized High to Turn On motor and Charge pump. Fault flag checks VCP UV and pulse high for charge pump power up time. The time for V_{CP} to rise over its UVLO level is t_{VCPUV} .
- 5. FF = 00 after V_{CPUVLO} is exceeded.
- 6. Power down UV fault, $FF = 11$, when V_{BB} falls below ($V_{BBUVLO} V_{BBHYS}$)
- 7. Internal logic reset when below internal V_{3p3} UVLO. This occurs when V_{BB} is approximately 3.6 V.

Startup Sequence

PWM Control

Motor will be disabled if PWM duty below DCON threshold of 10%. There is 2.6% hysteresis to DCOFF threshold of 7.4%.

Figure 7: PWM Control

EEPROM MAP

Table 1: EEPROM Map. Refer to application note and user interface for additional detail.

Serial Port

The A89303 uses standard fast mode I²C serial port format to program the EEPROM or to control the IC speed serially. The PWM pin functions as the clock (SCL) input, and the FG pin is the data line (SDA). No special sequence is needed to begin transferring data. If the motor is running, the FG may then pull the data line low while trying to initialize into serial port mode. Once an I2C command is sent, the PWM input is ignored, and the motor will turn off as if a PWM duty command of 0% was sent.

The A89303 7-bit slave address is 0x55.

I 2C Timing Diagrams

Figure 8: Start and Stop Conditions **Figure 9: Clock and Data Bit Synchronization**

Figure 10: I2C-Compatible Timing Requirements

Write Command

- 1. Start Condition
- 2. 7-bit I²C Slave Address (Device ID) 1010101, R/W Bit = 0
- 3. Internal Register Address
- 4. 2 data bytes, MSB first
- 5. Stop Condition

Read Command: Two Step Process

- 1. Start Condition
- 2. 7-bit I²C Slave Address (Device ID) 1010101, R/W Bit = 0
- 3. Internal Register Address to be read
- 4. Stop Condition
- 5. Start Condition
- 6. 7-bit I²C Slave Address (Device ID) 1010101, R/W Bit = 1
- 7. Read 2 data bytes
- 8. Stop Condition

Programming EEPROM

The A89303 contains 16 words of 16-bit length. The EEPROM is controlled with the following I2C registers. Refer to application note for EEPROM definition.

Table 2: EEPROM Control – Register 161 (Used to control programming of EEPROM)

Table 3: EEPROM Address – Register 162 (Used to set the EEPROM address to be altered)

Table 4: EEPROM DataIn – Register 163 (Used to set the EEPROM new data to be programmed)

Table 5: DataOUT – Register 164 (Used for read operations)

There are 3 basic commands: Read, Erase, and Write. To change the contents of a memory location, the word must be first erased. The EEPROM programming process (writing or erasing) takes 12 ms per word.

Each word must be written individually.

Example #1: Write EEPROM address 9 to 261 (0x0105)

1) Erase the word

Example #2: Read EEPROM address 9 to confirm correct data properly programmed 1) Read the word

a. 9[1²C Read] **interpretent in the system of Seaulth**; read register 9; this will be the contents of EEPROM

APPLICATION INFORMATION

Table 6: Typical Application Components

Layout Notes:

1. Add thermal vias to exposed pad area.

2. Add ground plane on top and bottom of PCB.

3. Place C_{VBH} as close as possible to IC, connected to GND plane.

PIN DIAGRAMS

PACKAGE OUTLINE DRAWINGS

Figure 15: Package LP, 20-Lead TSSOP with Exposed Pad

For Reference Only - Not for Tooling Use

Figure 16: Package ET, 32-Contact QFN with Exposed Pad and Wettable Flank

Revision History

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

