

Technical documentation

Support & training

[ADC3564](https://www.ti.com/product/ADC3564) [SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022

ADC3564 14-Bit, 125-MSPS, Low-Noise, Ultra-Low Power ADC

1 Features

- 14-Bit 125 MSPS ADC
- Noise floor: -156 dBFS/Hz
- Ultra low power: 137 mW at 125 Msps
- Latency: \leq 2 clock cycles
- Specified 14-bit, no missing codes
- INL: ±1.5 LSB; DNL: ±0.5 LSB
- Reference: external or internal
- Input bandwidth: 1200 MHz (3 dB)
- Industrial temperature range: –40°C to +105°C
- On-chip digital filter (optional)
	- Decimation by 2, 4, 8, 16, 32
	- 32-bit NCO
- Serial LVDS digital interface (2-, 1- and 1/2-wire)
- Small footprint: 40-WQFN (5 mm × 5 mm) package
- Spectral performance $(f_{IN} = 10 \text{ MHz})$:
	- SNR: 77.5 dBFS
	- SFDR: 80-dBc HD2, HD3
	- SFDR: 95-dBFS worst spur
- Spectral performance $(f_{IN} = 70 \text{ MHz})$:
	- SNR: 75 dBFS
	- SFDR: 75-dBc HD2, HD3
	- SFDR: 90-dBFS worst spur

2 Applications

- High-speed data acquisition
- Industrial monitoring
- Thermal imaging
- Imaging and sonar
- [Software defined radio](https://www.ti.com/solution/defense-radio)
- [Power quality analyzer](https://www.ti.com/solution/power-quality-analyzer)
- [Communications infrastructure](https://www.ti.com/applications/communications-equipment/wireless-infrastructure/overview.html?keyMatch=COMMUNICATIONS%20INFRASTRUCTURE&tisearch=Search-EN-everything)
- Control loops
- **Instrumentation**
- Smart grids
- **[Spectroscopy](https://www.ti.com/solution/spectrometer)**
- [Radar](https://www.ti.com/solution/radar)

3 Description

The ADC3564 device is a low-noise, ultra-low power, 14-bit, 125-MSPS, high-speed ADC. Designed for low power consumption, the device delivers a noise spectral density of –156 dBFS/Hz combined with excellent linearity and dynamic range. The ADC3564 offers IF sampling support which makes the device suited for a wide range of applications. High-speed control loops benefit from the short latency of as little as one clock cycle. The ADC consumes only 137 mW at 125 MSPS, and the power consumption scales well with lower sampling rates.

The ADC3564 uses serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is a pinto-pin compatible family with different speed grades and comes in a 40-pin VQFN package. The device supports the extended industrial temperature range from –40 to +105⁰C.

Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table 3-1. Device Comparison

Simplified Block Diagram

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Pin Configuration and Functions

Figure 5-1. RSB (WQFN) Package, 40-Pin (Top View)

Table 5-1. Pin Descriptions

Table 5-1. Pin Descriptions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) Measured to GND.

(2) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics - Power Consumption

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to $\tau_{\rm MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, external 1.6V reference, and –1-dBFS differential input, unless otherwise noted

6.6 Electrical Characteristics - DC Specifications

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to $\tau_{\rm MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and –1-dBFS differential input, unless otherwise noted

6.6 Electrical Characteristics - DC Specifications (continued)

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to ${\sf T}_{\sf MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and –1-dBFS differential input, unless otherwise noted

6.7 Electrical Characteristics - AC Specifications

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to ${\sf T}_{\sf MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and –1-dBFS differential input, unless otherwise noted

6.8 Timing Requirements

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to $\tau_{\rm MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and –1-dBFS differential input, unless otherwise noted

6.8 Timing Requirements (continued)

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_{MIN} = –40°C to ${\sf T}_{\sf MAX}$ = 105°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and –1-dBFS differential input, unless otherwise noted

6.9 Typical Characteristics

Typical values at $T_A = 25 °C$, ADC sampling rate = 125 MSPS, $A_{IN} = -1$ dBFS differential input, AVDD = IOVDD = 1.8 V, external voltage reference, unless otherwise noted.

[ADC3564](https://www.ti.com/product/ADC3564) [SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022

[ADC3564](https://www.ti.com/product/ADC3564)

[ADC3564](https://www.ti.com/product/ADC3564)

7 Parameter Measurement Information

Figure 7-2. Timing diagram: 1-wire SLVDS

Sample N-1

[SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022 **www.ti.com** Sample N nput Signal Sample N+1 t_{AD} t_{PD} ÷, a. Sampling Clock t_{ACQ} t_{Conv} t_{CDC1K} \blacksquare $\overline{}$ DCLKIN DCLK $\rm t_G$ T_{DCLK} FCLK $t_{\rm D}$ Channel A Channel B \overline{D} \overline{D} D \overline{D} \overline{D} \overline{D} \overline{D} \overline{D} \overline{D} \overline{D} \overline{D} D \overline{D} \overline{D} \overline{D} D D D \boxed{D} D \sqrt{D} \overline{D} \overline{D} D \boxed{D} D D \overline{D} \overline{D} \overline{D} D D D D DA0 5 4 3 2 1 $\overline{0}$ $\overline{8}$ 5 3 $\overline{2}$ $\overline{0}$ 9 6 3 $\overline{\mathfrak{c}}$ 1 Ω 13 10 \overline{c} 7 6 13 12 11 $\overline{10}$ 7 12 11 4 1 8 5 4 Sample N-2 Sample N-1

Figure 7-3. Timing diagram: 1/2-wire SLVDS

[ADC3564](https://www.ti.com/product/ADC3564)

Texas

INSTRUMENTS

8 Detailed Description

8.1 Overview

The ADC3564 is a low noise, ultra-low power 14-bit 125 MSPS high-speed ADC. It offers DC precision together with IF sampling support which makes it suited for a wide range of applications. The ADC3564 is equipped with an on-chip internal reference option but it also supports the use of an external, high precision 1.6 V voltage reference or an external 1.2 V reference which is buffered and gained up internally. Because of the inherent low latency architecture, the digital output result is available after only one clock cycle. Single ended as well as differential input signaling is supported.

Note

The ADC3564 supports the following sampling rates:

- External Reference: 10 to 125 MSPS
- Internal Reference: 100 to 125 MSPS

An optional, programmable digital down converter enables external anti-alias filter relaxation as well as output data rate reduction. The digital filter provides a 32-bit programmable NCO and supports both real or complex decimation.

The ADC3564 uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports a two-lane (2-wire), a one-lane (1-wire) and a half-lane (1/2-wire) option. The ADC3564 includes a digital output formatter which supports output resolutions from 14 to 20-bit.

The device features and control options can be set up either through pin configurations or via SPI register writes.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Analog Input

The analog inputs of ADC3564 are intended to be driven differentially. Both AC coupling and DC coupling of the analog inputs is supported. The analog inputs are designed for an input common mode voltage of 0.95 V which must be provided externally on each input pin. DC-coupled input signals must have a common mode voltage that meets the device input common mode voltage range.

The equivalent input network diagram is shown in Figure 8-1. All four sampling switches, on-resistance shown in red, are in same position (open or closed) simultaneously.

Figure 8-1. Equivalent Input Network

8.3.1.1 Analog Input Bandwidth

Figure 8-2 shows the analog full power input bandwidth of the ADC3664 with a 50 Ω differential termination. The -3 dB bandwidth is approximately 1.4 GHz and the useful input bandwidth with good AC performance is approximately 200 MHz.

The equivalent differential input resistance R_{IN} and input capacitance C_{IN} vs frequency are shown in Figure 8-3.

8.3.1.2 Analog Front End Design

The ADC3564 is an unbuffered ADC and thus a passive kick-back filter is recommended to absorb the glitch from the sampling operation. Depending on if the input is driven by a balun or a differential amplifier with low output impedance, a termination network may be needed. Additionally a passive DC bias circuit is needed in AC-coupled applications which can be combined with the termination network.

8.3.1.2.1 Sampling Glitch Filter Design

The front end sampling glitch filter is designed to optimize the SNR and HD3 performance of the ADC. The filter performance is dependent on input frequency and therefore the following filter designs are recommended for different input frequency ranges as shown in Figure 8-4 and Figure 8-5.

Figure 8-4. Sampling glitch filter example for input frequencies from DC to 60 MHz

Figure 8-5. Sampling glitch filter example for input frequencies from 60 to 120 MHz

8.3.1.2.2 Analog Input Termination and DC Bias

Depending on the input drive circuitry, a termination network and/or DC biasing needs to be provided.

8.3.1.2.2.1 AC-Coupling

The ADC3564 requires external DC bias using the common mode output voltage (VCM) of the ADC together with the termination network as shown in Figure 8-6. The termination is located within the glitch filter network. When using a balun on the input, the termination impedance has to be adjusted to account for the turns ratio of the transformer. When using an amplifier, the termination impedance can be adjusted to optimize the amplifier performance.

Figure 8-6. AC-Coupling: termination network provides DC bias (glitch filter example for up to 60 MHz)

8.3.1.2.2.2 DC-Coupling

In DC coupled applications the DC bias needs to be provided from the fully differential amplifier (FDA) using VCM output of the ADC as shown in Figure 8-7. The glitch filter in this case is located between the anti-alias filter and the ADC. No termination may be needed if amplifier is located close to the ADC or if the termination is part of the anti-alias filter.

8.3.2 Clock Input

In order to maximize the ADC SNR performance, the external sampling clock should be low jitter and differential signaling with a high slew rate. This is especially important in IF sampling applications. For less jitter sensitive applications, the ADC3564 provides the option to operate with single ended signaling which saves additional power consumption.

8.3.2.1 Single Ended vs Differential Clock Input

The ADC3564 can be operated using a differential or a single ended clock input where the single ended clock consumes less power consumption. However clock amplitude impacts the ADC aperture jitter and consequently the SNR. For maximum SNR performance, a large clock signal with fast slew rates needs to be provided.

- Differential Clock Input: The clock input can be AC coupled externally. The ADC3564 provides internal biasing for that use case.
- Single Ended Clock Input: This mode needs to be configured using SPI register (0x0E, D2 and D0) or with the REFBUF pin. In this mode there is no internal clock biasing and thus the clock input needs to be DC coupled around a 0.9V center. The unused input needs to be AC coupled to ground.

Figure 8-8. External and internal connection using differential (left) and single ended (right) clock input

8.3.3 Voltage Reference

The ADC3564 provides three different options for supplying the voltage reference to the ADC. An external 1.6 V reference can be directly connected to the VREF input; a voltage 1.2 V reference can be connected to the REFBUF input using the internal gain buffer or the internal 1.2V reference can be enabled to generate a 1.6 V reference voltage. For best performance, the reference noise should be filtered by connecting a 10 uF and a 0.1 uF ceramic bypass capacitor to the VREF pin. The internal reference circuitry of the ADC3564 is shown in Figure 8-9.

Note

The voltage reference mode can be selected using SPI writes or by using the REFBUF pin (default) as a control pin ([Section 8.5.1](#page-39-0)). If the REFBUF pin is not used for configuration, the REFBUF pin should be connected to AVDD (even though the REFBUF pin has a weak internal pullup to AVDD) and the voltage reference option has to be selected using the SPI interface.

Figure 8-9. Different voltage reference options for ADC3564

8.3.3.1 Internal voltage reference

The 1.6V reference for the ADC can be generated internal using the on-chip 1.2 V reference along with the internal gain buffer. A 10 uF and a 0.1 uF ceramic bypass capacitor (C_{VREF}) should be connected between the VREF and REFGND pins as close to the pins as possible.

Figure 8-10. Internal reference

8.3.3.2 External voltage reference (VREF)

For highest accuracy and lowest temperature drift, the VREF input can be directly connected to an external 1.6 V reference. A 10 uF and a 0.1 uF ceramic bypass capacitor (C_{VREF}) connected between the VREF and REFGND pins and placed as close to the pins as possible is recommended. The load current from the external reference is about 1 mA.

Note

The internal reference is also used for other functions inside the device, therefore the reference amplifier should only be powered down in power down state but not during normal operation.

Figure 8-11. External 1.6V reference

8.3.3.3 External voltage reference with internal buffer (REFBUF)

The ADC3564 is equipped with an on-chip reference buffer that also includes gain to generate the 1.6 V reference voltage from an external 1.2V reference. A 10 uF and a 0.1 uF ceramic bypass capacitor (C_{VREF}) between the VREF and REFGND pins and a 10 uF and a 0.1 uF ceramic bypass capacitor between the REFBUF and REFGND pins are recommended. Both capacitors should be placed as close to the pins as possible. The load current from the external reference is less than 100 uA.

Figure 8-12. External 1.2V reference using internal reference buffer

8.3.4 Digital Down Converter

The ADC3564 includes an optional on-chip digital down conversion (DDC) decimation filter that can be enabled via SPI register setting. It supports complex decimation by 2, 4, 8, 16 and 32 using a digital mixer and a 32-bit numerically controlled oscillator (NCO) as shown in Figure 8-13. Furthermore it supports a mode with real decimation where the complex mixer is bypassed (NCO should be set to 0 for lowest power consumption) and the digital filter acts as a low pass filter.

Internally the decimation filter calculations are performed with a 20-bit resolution in order to avoid any SNR degradation due to quantization noise. The [Section 8.3.5.1](#page-33-0) truncates to the selected resolution prior to outputting the data on the digital interface.

Figure 8-13. Internal Digital Decimation Filter

8.3.4.1 DDC MUX for Dual Band Decimation

The ADC3564 includes a MUX in front of the digital decimation filter which allows the ADC to be connected to two digital down converters (see Figure 8-14). This enables dual band complex decimation. The NCO of each digital down converter can be tuned to an independent frequency across the Nyquist zone as illustrated in the example in Figure 8-15. The second DDC is output using the DB0/1 SLVDS interface.

8.3.4.2 Digital Filter Operation

The complex decimation operation is illustrated with an example in Figure 8-16. First the input signal (and the negative image) are frequency shifted by the NCO frequency as shown on the left. Next a digital filter is applied (centered around 0 Hz) and the output data rate is decimated - in this example the output data rate $F_{S,OUT}$ = $F_S/8$ with a Nyquist zone of $F_S/16$. During the complex mixing the spectrum (signal and noise) is split into real and complex parts and thus the amplitude is reduced by 6-dB. In order to compensate this loss, there is a 6-dB digital gain option in the decimation filter block that can be enabled via SPI write.

The real decimation operation is illustrated with an example in Figure 8-17. There is no frequency shift happening and only the real portion of the complex digital filter is exercised. The output data rate is decimated a decimation of 8 would result in an output data rate $F_{S,OUT} = F_S/8$ with a Nyquist zone of $F_S/16$.

During the real mixing the spectrum (signal and noise) amplitude is reduced by 3-dB. In order to compensate this loss, there is a 3-dB digital gain option in the decimation filter block that can be enabled via SPI write.

Figure 8-17. Real decimation illustration

8.3.4.3 FS/4 Mixing with Real Output

In this mode, the output after complex decimation gets mixed with FS/4 (FS = output data rate in this case). Instead of a complex output with the input signal centered around 0 Hz, the output is transmitted as a real output at twice the data rate and the signal is centered around FS/4 (Fout/4) as illustrated in Figure 8-18.

In this example, complex decimation by 8 is used. The output data is transmitted as a real output with an output rate of Fout = FS'/4 (FS' = ADC sampling rate). The input signal is now centered around FS/4 (Fout/4) or FS'/16.

Figure 8-18. FS/4 Mixing with real output

8.3.4.4 Numerically Controlled Oscillator (NCO) and Digital Mixer

The decimation block is equipped with a 32-bit NCO and a digital mixer to fine tune the frequency placement prior to the digital filtering. The oscillator generates a complex exponential sequence of:

e^{jωn} (default) or e^{–jωn}

where: frequency (ω) is specified as a signed number by the 32-bit register setting

The complex exponential sequence is multiplied with the real input from the ADC to mix the desired carrier to a frequency equal to f_{IN} + f_{NCO} . The NCO frequency can be tuned from $-F_S/2$ to $+F_S/2$ and is processed as a signed, 2s complement number. After programming a new NCO frequency, the MIXER RESTART register bit or SYNC pin has to be toggled for the new frequency to get active. Additionally the ADC3564 provides the option via SPI to invert the mixer phase.

The NCO frequency setting is set by the 32-bit register value given and calculated as:

NCO frequency = 0 to + $F_S/2$: NCO = $f_{NCO} \times 2^{32}$ / F_S

NCO frequency = - $F_S/2$ to 0: NCO = $(f_{NCO} + F_S) \times 2^{32} / F_S$

where:

- NCO = NCO register setting (decimal value)
- f_{NCO} = Desired NCO frequency (MHz)
- F_S = ADC sampling rate (MSPS)

The NCO programming is further illustrated with this example:

- ADC sampling rate F_S = 125 MSPS
- Input signal f_{IN} = 10 MHz
- Desired output frequency $f_{\text{OUT}} = 0$ MHz

For this example there are actually four ways to program the NCO and achieve the desired output frequency as shown in Table 8-1.

8.3.4.5 Decimation Filter

The ADC3564 supports complex decimation by 2, 4, 8, 16 and 32 with a pass-band bandwidth of \sim 80% and a stopband rejection of at least 85 dB. Table 8-2 gives an overview of the pass-band bandwidth of the different decimation settings with respect to ADC sampling rate F_S . In real decimation mode the output bandwidth is half of the complex bandwidth.

REAL/COMPLEX DECIMATION	DECIMATION SETTING N	OUTPUT RATE	OUTPUT BANDWIDTH	OUTPUT RATE $(Fs = 125$ MSPS)	OUTPUT BANDWIDTH $(Fs = 125 MSPS)$		
	$\overline{2}$	$F_S / 2$ complex	$0.8 \times F_S / 2$	62.5 MSPS complex	50 MHz		
Complex	4	$F_S / 4$ complex	$0.8 \times F_S / 4$	31.25 MSPS complex	25 MHz		
	8	F_S / 8 complex	$0.8 \times F_S / 8$	15.625 MSPS complex	12.5 MHz		
	16	$F_S / 16$ complex	$0.8 \times F_S / 16$	7.8125 MSPS complex	6.25 MHz		
	32	$F_S / 32$ complex	$0.8 \times F_S / 32$	3.90625 MSPS complex	3.125 MHz		
	$\overline{2}$	$F_S / 2$ real	$0.4 \times F_S / 2$	62.5 MSPS	25 MHz		
	4	$F_S / 4$ real	$0.4 \times F_S / 4$	31.25 MSPS	12.5 MHz		
Real	8	$F_S/8$ real	$0.4 \times F_S / 8$	15.625 MSPS	6.25 MHz		
	16	$F_S / 16$ real	$0.4 \times F_S / 16$	7.8125 MSPS	3.125 MHz		
	32	$F_S / 32$ real	$0.4 \times F_S / 32$	3.90625 MSPS	1.5625 MHz		

Table 8-2. Decimation Filter Summary and Maximum Available Output Bandwidth

The decimation filter responses normalized to the ADC sampling clock frequency are illustrated in [Figure 8-20](#page-29-0) to [Figure 8-29.](#page-30-0) They are interpreted as follows:

Each figure contains the filter pass-band, transition band(s) and alias or stop-band(s) as shown in Figure 8-19. The x-axis shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling rate F_S .

For example, in the divide-by-4 complex setup, the output data rate is $F_S / 4$ complex with a Nyquist zone of $F_S / 4$ 8 or 0.125 \times F_S. The transition band (colored in blue) is centered around 0.125 \times F_S and the alias transition band is centered at $0.375 \times F_S$. The stop-bands (colored in red), which alias on top of the pass-band, are centered at 0.25 \times F_S and 0.5 \times F_S. The stop-band attenuation is greater than 85 dB.

Figure 8-19. Interpretation of the Decimation Filter Plots

[ADC3564](https://www.ti.com/product/ADC3564)

8.3.4.6 SYNC

The PDN/SYNC pin can be used to synchronize multiple devices using an external SYNC signal. The PDN/ SYNC pin can be configured via SPI (SYNC EN bit) from power down to synchronization functionality and is latched in by the rising edge of the sampling clock as shown in Figure 8-30.

Figure 8-30. External SYNC timing diagram

The synchronization signal is only required when using the decimation filter - either using the SPI SYNC register or the PDN/SYNC pin. It resets internal clock dividers used in the decimation filter and aligns the internal clocks as well as I and Q data within the same sample. If no SYNC signal is given, the internal clock dividers is not be synchronized, which can lead to a fractional delay across different devices. The SYNC signal also resets the NCO phase and loads the new NCO frequency (same as the MIXER RESTART bit).

When trying to resynchronize during operation, the SYNC toggle should occur at 64*K clock cycles, where K is an integer. This provids the phase continuity of the clock divider.

8.3.4.7 Output Formatting with Decimation

When using decimation, the digital output data is formatted as shown in Figure 8-31 (complex decimation) and [Figure 8-32](#page-32-0) (real decimation). The output format is illustrated for 16-bit output resolution.

Figure 8-31. Output Data Format in Complex Decimation

Table 8-3 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of SLVDS lanes (L) and complex decimation setting (N).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and complex decimation by 4.

Table 8-4 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of SLVDS lanes (L) and real decimation setting (M).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and real decimation by 4.

8.3.5 Digital Interface

The serial LVDS interface supports the data output with 2-wire, 1-wire and 1/2-wire operation. The actual data output rate depends on the output resolution and number of lanes used.

The ADC3564 requires an external serial LVDS clock input (DCLKIN), which is used to transmit the data out of the ADC along with the data clock (DCLK). The phase relationship between DCLKIN and the sampling clock is irrelevant but both clocks need to be frequency locked. The SLVDS interface is configured using SPI register writes.

8.3.5.1 Output Formatter

The digital output interface utilizes a flexible output bit mapper as shown in Figure 8-33. The bit mapper takes the 14-bit output directly from the ADC or from digital filter block and reformats it to a resolution of 14, 16, 18 or 20-bit. The output serialization factor gets adjusted accordingly for 2-, 1- and 1/2-wire interface modes. The maximum SLVDS interface output data rate can not be exceeded independent of output resolution or serialization factor.

When using a higher resolution like 16-bit output for example in non-decimation mode, the 2 LSBs are set to 0.

Figure 8-33. Interface output bit mapper

Table 8-5 provides an overview for the resulting serialization factor depending on output resolution and output modes. Note that the DCLKIN frequency needs to be adjusted accordingly as well. Changing the output resolution to 16-bit, 2-wire mode for example would result in DCLKIN = $F_S * 4$ instead of $* 3.5$.

The output bit mapper can be used for bypass and decimation filter.

The programming sequence to change the output interface and/or resolution from default settings is shown in [Section 8.3.5.3](#page-36-0).

8.3.5.2 Output Bit Mapper

The output bit mapper allows to change the output bit order for any selected interface mode.

Figure 8-34. Output Bit Mapper

It is a two step process to change the output bit mapping and assemble the output data bus:

- 1. Both channel A and B can have up to 20-bit output. Each output bit of either channel has a unique identifier bit as shown in Table 8-6. The MSB starts with bit D19 – depending on output resolution chosen the LSB would be D6 (14-bit) to D0 (20-bit). The *previous sample* is only needed in 2-w mode.
- 2. The bit mapper is then used to assemble the output sample. The following sections detail how to remap the serial output format.

Table 8-6. Unique identifier of each data bit

Bit	Channel A		Channel B				
	Previous sample (2w only)	Current sample	Previous sample (2w only)	Current sample			
D19 (MSB)	0x2D	0x6D	0x29	0x69			
D ₁₈	0x2C	0x6C	0x28	0x68			
D17	0x27	0x67	0x23	0x63			
D ₁₆	0x26	0x66	0x22	0x62			
D15	0x25	0x65	0x21	0x61			
D14	0x24	0x64	0x20	0x60			
D ₁₃	0x1F	0x5F	0x1B	0x5B			
D ₁₂	0x1E	0x5E	0x1A	0x5A			
D11	0x1D	0x5D	0x19	0x59			
D ₁₀	0x1C	0x5C	0x18	0x58			
D ₉	0x17	0x57	0x13	0x53			
D ₈	0x16	0x56	0x12	0x52			
D7	0x15	0x55	0x11	0x51			
D ₆	0x14	0x54	0x10	0x50			
D ₅	0x0F	0x4F	0x0B	0x4B			
D ₄	0x0E	0x4E	0x0A	0x4A			
D ₃	0x0D	0x4D	0x09	0x49			
D ₂	0x0C	0x4C	0x08	0x48			
D ₁	0x07	0x47	0x03	0x43			
D0 (LSB)	0x06	0x46	0x02	0x42			

In the serial output mode, a data bit (with unique identifier) needs to be assigned to each location within the serial output stream. There are a total of 40 addresses available per channel. Channel A spans from address 0x39 to 0x60 and channel B from address 0x61 to 0x88. When using complex decimation, the output bit mapper is applied to both the "I" and the "Q" sample.

2-wire mode: in this mode both the current and the previous sample have to be used in the address space as shown in Figure 8-35. The address order is different for 14/18-bit and 16/20-bit. Note: there are unused addresses between samples for resolution less than 20-bit (grey back ground), which can be skipped if not used.

Figure 8-35. 2-wire output bit mapper

In the following example (Figure 8-36), the 16-bit 2-wire serial output is reordered to where lane DA1/DB1 carries the 8 MSB and lane DA0/DB0 carries 8 LSBs.

Previous Sample						Current Sample										
DA1	$D19_A$	D18 _a	D17 _a	D ₁₆	$D15_A$	D14 _a	$D13_A$	D12.	$D19_A$	D18 _a	$D17_A$	D ₁₆	$D15_A$	$D14_A$	$D13_A$	$D12_A$
	(0x60)	(0x5F)	(0x5E)	(0x5D	(0x5C)	(0x5B	(0x5A)	(0x59	(0x56	(0x55	(0x54)	(0x53)	(0x52)	(0x51)	(0x50)	(0x4F)
	0x2D	0x2C	0x27	0x26	0x25)	0x24)	0x1F	0x1E	0x6D	0x6C	0x67	0x66	0x65	0x64	0x5F	0x5E
DA0	$D11_A$	D10 _a	D ₉	D ₈	D7 ₄	D ₆	D ₅	D4 ₀	D11 _a	D10 _a	$D9_A$	D ₈	$D7_A$	D6 _a	$D5_A$	D4 ₀
	(0x4C)	(0x4B)	(0x4A)	(0x49	(0x48)	(0x47)	(0x46	(0x45	(0x42)	(0x41	(0x40)	(0x39	(0x38)	(0x37)	(0x36)	(0x35)
	0x1D	0x1C)	0x17)	0x16)	0x15	0x14)	0x0F)	0x0E	0x5D	0x5C	0x57	0x56	0x55	0x54)	0x4F	0x4E
DB ₁	D19 _R	D18 _B	D17 _R	D16 _B	D15 _R	D14 _B	D13 _R	$D12_R$	D19 _R	D18 _R	D17 _R	D16 _B	D15 _B	$D14_R$	D13 _B	$D12_R$
	(0x88	(0x87)	(0x86	(0x85	(0x84)	(0x83)	(0x82	(0x81	(0x7E)	(0x7D)	(0x7C)	(0x7B)	(0x7A)	(0x79)	(0x78)	(0x77)
	0x29	0x28	0x231	0x22	0x21	0x20	0x1B	0x1A	0x69	0x68	0x63	0x62	0x61	0x60	Ox5B	0x5A
D _{BO}	$D11_R$	D10 _R	D9 _R	DS_R	$D7_R$	D6 _R	DS _R	D4 _R	D11 _R	D10 _e	D9 _R	D8 _R	$D7_R$	$D6_R$	DS_R	D4 _R
	(0x74)	(0x73)	(0x72)	(0x71	(0x70)	(0x6F)	(0x6E)	(0x6D)	(0x6A)	(0x69)	(0x68)	(0x67)	0x66	(0x65)	(0x64)	(0x63)
	0x19	0x18	0x13)	0x12	0x11	0x10	OxOB	0x0A	0x59	0x58	0x531	0x52	0x51	0x50	0x4B	0x4A)

Figure 8-36. Example: 2-wire output bit mapping

1-wire mode: Only the *current* sample needs to programmed in the address space. If desired, it can be duplicated on DA1/DB1 as well (using addresses shown below) in order to have a redundant output. Lane DA1/DB1 needs to be powered up in that case.

Figure 8-37. 1-wire output bit mapping

½-wire mode: The output is only lane DA0 and the sample order is programmed into the 40 addresses of chA (from 0x39 to 0x60). It covers 2 samples (one for chA, one for chB) as shown below. If desired it can be duplicated on DB0 as well (using addresses shown Figure 8-38) in order to have a redundant output. Lane DB0 needs to be powered up in that case.

Figure 8-38. 1/2-wire output bit mapping

8.3.5.3 Output Interface/Mode Configuration

The following sequence summarizes all the relevant registers for changing the output interface and/or enabling the decimation filter. Steps 1 and 2 must come first since the E-Fuse load reset the SPI writes, the remaining steps can come in any order.

8.3.5.3.1 Configuration Example

The following is a step by step programming example to configure the ADC3564 to complex decimation by 8 with 1-wire SLVDS and 16-bit output.

- 1. 0x07 (address) 0x6C (load bit mapper configuration for 16-bit output with 1-wire SLVDS)
- 2. 0x13 0x01 (load e-fuse), wait 1 ms, 0x13 0x00
- 3. 0x19 0x80 (configure FCLK)
- 4. 0x1B 0x88 (select 16-bit output resolution)
- 5. 0x20 0xFF, 0x21 0xFF, 0x22 0x0F (configure FCLK pattern)
- 6. 0x24 0x06 (enable decimation filter)
- 7. 0x25 0x30 (configure complex decimation by 8)
- 8. 0x2A/B/C/D and 0x31/32/33/34 (program NCO frequency)
- 9. 0x27/0x2E 0x08 (configure Q-delay register bit)
- 10. 0x26 0xAA, 0x26 0x88 (set digital mixer gain to 6-dB and toggle the mixer update)

8.3.5.4 Output Data Format

The output data can be configured to two's complement (default) or offset binary formatting using SPI register writes (register 0x8F and 0x92). Table 8-8 provides an overview for minimum and maximum output codes for the two formatting options. The actual output resolution is set by the output bit mapper.

Table 8-8. Overview of minimum and maximum output codes vs output resolution for different formatting

8.3.6 Test Pattern

In order to enable in-circuit testing of the digital interface, the following test patterns are supported and enabled via SPI register writes (0x14/0x15/0x16). The test pattern generator is located after the decimation filter as shown in Figure 8-39. In decimation mode (real and complex), the test patterns replace the output data of the DDC - however channel A controls the test patterns for both channels.

Figure 8-39. Test Pattern Generator

- RAMP Pattern: The step size needs to be configured in the CUSTOM PAT register according to the native resolution of the ADC. When selecting a higher output resolution then the additional LSBs will still be 0 in RAMP pattern mode.
	- 00001: 18-bit output resolution
	- 00100: 16-bit output resolution
	- 10000: 14-bit output resolution
- Custom Pattern: Configured in the CUSTOM PAT register

8.4 Device Functional Modes

8.4.1 Normal operation

In normal operating mode, the entire ADC full scale range gets converted to a digital output with 14-bit resolution. The output is available in as little as 1 clock cycle with 1-wire SLVDS interface.

8.4.2 Power Down Options

A global power down mode can be enabled via SPI as well as using the power down pin (PDN/SYNC). There is an internal pull-down 21 kΩ resistor on the PDN/SYNC input pin and the pin is active high - so the pin needs to be pulled high externally to enter global power down mode.

The SPI register map provides the capability to enable/disable individual blocks directly or via PDN pin mask in order to trade off power consumption vs wake up time as shown in Table 8-9.

Figure 8-40. Power Down Configurations

Table 8-9. Overview of Power Down Options

8.5 Programming

The device is primarily configured and controlled using the serial programming interface (SPI) however it can operate in a default configuration without requiring the SPI interface. Furthermore the power down function as well as internal/external reference configuration is possible via pin control (PDN/SYNC and REFBUF pin).

After initial power up, the default operating configuration is shown in Table 8-10.

8.5.1 Configuration using PINs only

The ADC voltage reference can be selected using the REFBUF pin. Even though there is an internal 100 kΩ pull-up resistor to AVDD, the REFBUF pin should be set to a voltage externally and not left floating.

When using a voltage divider to set the REFBUF voltage (R1 and R2 in Table 8-11), resistor values < 5 kΩ should be used.

Figure 8-41. Configuration of external voltage on REFBUF pin

8.5.2 Configuration using the SPI interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock) and SDIO (serial interface data input/output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data input are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 12 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

8.5.2.1 Register Write

The internal registers can be programmed following these steps:

- 1. Drive the SEN pin low
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address) and bits A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle by specifying the address of the register (A[11:0]) whose content is written and
- 4. Write the 8-bit data that are latched in on the SCLK rising edges

Figure 8-42 shows the timing requirements for the serial register write operation.

Figure 8-42. Serial Register Write Timing Diagram

8.5.2.2 Register Read

The device includes a mode where the contents of the internal registers can be read back using the SDIO pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

- 1. Drive the SEN pin low
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers. Set A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle specifying the address of the register (A[11:0]) whose content must be read
- 4. The device launches the contents (D[7:0]) of the selected register on the SDIO pin on SCLK falling edge
- 5. The external controller can capture the contents on the SCLK rising edge

Figure 8-43. Serial Register Read Timing Diagram

8.6 Register Maps

Table 8-12. Register Map Summary

8.6.1 Detailed Register Description

Table 8-13. Register 0x00 Field Descriptions

Figure 8-45. Register 0x07

Table 8-14. Register 0x07 Field Descriptions

[ADC3564](https://www.ti.com/product/ADC3564) [SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022 **www.ti.com**

Figure 8-46. Register 0x08

Table 8-15. Register 0x08 Field Descriptions

Figure 8-47. Register 0x09

Table 8-16. Register 0x09 Field Descriptions

Texas

INSTRUMENTS

Table 8-17. Register 0x0D Field Descriptions

[ADC3564](https://www.ti.com/product/ADC3564)

[SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022 **www.ti.com**

Figure 8-49. Register 0x0E

Table 8-18. Register 0x0E Field Descriptions

Figure 8-50. Register 0x11

Table 8-19. Register 0x11 Field Descriptions

Figure 8-51. Register 0x13

Table 8-20. Register 0x13 Field Descriptions

Figure 8-52. Register 0x14/15/16

Table 8-21. Register 0x14/15/16 Field Descriptions

[ADC3564](https://www.ti.com/product/ADC3564)

[SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022 **www.ti.com**

Table 8-22. Register 0x19 Field Descriptions

Table 8-23. Configuration of FCLK SRC and FCLK DIV Register Bits vs Serial Interface

Table 8-24. Register 0x1A Field Descriptions

Figure 8-55. Register 0x1B

Table 8-25. Register 0x1B Field Descriptions

Table 8-26. Register Settings for Output Bit Mapper vs Operating Mode

Figure 8-56. Register 0x1E

Table 8-27. Register 0x1E Field Descriptions

Figure 8-57. Register 0x20/21/22

Table 8-28. Register 0x20/21/22 Field Descriptions

Table 8-29. FCLK Pattern for different resolution based on interface

Figure 8-58. Register 0x24

Table 8-30. Register 0x24 Field Descriptions

Figure 8-59. Register control for digital features

[ADC3564](https://www.ti.com/product/ADC3564)

Texas **INSTRUMENTS** [SBAS887](https://www.ti.com/lit/pdf/SBAS887) – AUGUST 2022 **www.ti.com**

Table 8-31. Register 0x25 Field Descriptions

Figure 8-61. Register 0x26

Table 8-32. Register 0x26 Field Descriptions

Table 8-32. Register 0x26 Field Descriptions (continued)

Figure 8-62. Register 0x27

Table 8-33. Register 0x27 Field Descriptions

Figure 8-63. Register 0x2A/B/C/D

Table 8-34. Register 0x2A/2B/2C/2D Field Descriptions

[ADC3564](https://www.ti.com/product/ADC3564)

Figure 8-64. Register 0x2E

Table 8-35. Register 0x2E/2F/30 Field Descriptions

Figure 8-65. Register 0x31/32/33/34

Table 8-36. Register 0x31/32/33/34 Field Descriptions

Figure 8-66. Register 0x39..0x60

Table 8-37. Register 0x39..0x60 Field Descriptions

Table 8-38. Register 0x61..0x88 Field Descriptions

Figure 8-68. Register 0x8F

Table 8-39. Register 0x8F Field Descriptions

Figure 8-69. Register 0x92

Table 8-40. Register 0x92 Field Descriptions

9 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Typical Application

A spectrum analyzer is a typical frequency domain application for the ADC3564 and its front end circuitry is very similar to several other systems such as software defined radio (SDR), radar or communications. Some applications require frequency coverage including DC or near DC so it's included in this example.

9.1.1 Design Requirements

Frequency domain applications cover a wide range of frequencies from low input frequencies at or near DC in the 1st Nyquist zone to undersampling in higher Nyquist zones. If very low input frequency is supported then the input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA). If low frequency support is not needed then AC coupling and use of a balun may be more suitable.

The internal reference is used since DC precision is not needed. However the ADC AC performance is highly dependent on the quality of the external clock source. If in-band interferers can be present then the ADC SFDR performance will be a key care about as well. A higher ADC sampling rate is desirable in order to relax the external anti-aliasing filter – an internal decimation filter can be used to reduce the digital output rate afterwards.

When designing the amplifier/filter driving circuit, the ADC input full-scale voltage needs to be taken into consideration. For example, the ADC3564 input full-scale is $3.2Vpp$. When factoring in \sim 1 dB for insertion loss of the filter, then the amplifier needs to deliver close to 3.6Vpp. The amplifier distortion performance will degrade with a larger output swing and considering the ADC common mode input voltage the amplifier may not be able

to deliver the full swing. The ADC3564 provides an output common mode voltage of 0.95V and the THS4541 for example can only swing within 250 mV of its negative supply. A unipolar 3.3 V amplifier power supply will thus limit the maximum voltage swing to \sim 2.8Vpp. Hence if a larger output swing is required (factoring in filter insertion loss) then a negative supply for the amplifier is needed in order to eliminate that limitation. Additionally input voltage protection diodes may be needed to protect the ADC from over-voltage events.

Table 9-2. Output voltage swing of THS4541 vs power supply

9.1.2 Detailed Design Procedure

9.1.2.1 Input Signal Path

The THS4541 provides a very good low power option to drive the ADC inputs. Table 9-3

provides an overview of the THS4541 with power consumption and usable frequency.

Table 9-3. Fully Differential Amplifier Options

The low pass filter design (topology, filter order) is driven by the application itself. However, when designing the low pass filter, the optimum load impedance for the amplifier should be taken into consideration as well. Between the low pass filter and the ADC input the sampling glitch filter needs to added as well as shown in [Section](#page-20-0) [8.3.1.2.1.](#page-20-0) In this example the DC - 30 MHz glitch filter is selected.

9.1.2.2 Sampling Clock

Applications operating with low input frequencies (such as DC to 30 MHz) typically are less sensitive to performance degradation due to clock jitter. The internal ADC aperture jitter improves with faster rise and fall times (i.e. square wave vs sine wave). Table 9-4 provides an overview of the estimated SNR performance of the ADC3564 based on different amounts of jitter of the external clock source. The SNR is estimated based on ADC3564 thermal noise of 77 dBFS and input signal at -1dBFS.

Table 9-4. ADC SNR performance across vs input frequency for different amounts of external clock jitter

Termination of the clock input should be considered for long clock traces.

9.1.2.3 Voltage Reference

The ADC3564 is configured to internal reference operation by applying 0.6 V to the REFBUF pin.

9.1.3 Application Curves

The following FFT plots show the performance of THS4541 driving the ADC3564 operated at 125 MSPS with a full-scale input at -1 dBFS with input frequencies at 5, 10 and 20 MHz.

9.2 Initialization Set Up

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 9-6.

- 1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap reference will power up and settle out in \sim 2ms.
- 2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
- 3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock cycles.
- 4. Begin programming using SPI interface.

Figure 9-6. Initialization of serial registers after power up

9.2.1 Register Initialization During Operation

If required, the serial interface registers can be cleared and reset to default settings during operation either:

- through a hardware reset or
- by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

After hardware or software reset the wait time is also \sim 200000 clock cycles before the SPI registers can be programmed.

9.3 Power Supply Recommendations

The ADC3564 requires two different power-supplies. The AVDD rail provides power for the internal analog circuits and the ADC itself while the IOVDD rail powers the digital interface and the internal digital circuits like decimation filter or output interface mapper. Power sequencing is not required.

The AVDD power supply must be low noise to achieve data sheet performance. In applications operating near DC, the 1/f noise contribution of the power supply must also be considered. The ADC is designed for good PSRR which aides with the power supply filter design.

Figure 9-7. Power Supply Rejection Ratio (PSRR) vs Frequency

There are two recommended power-supply architectures:

- 1. Step down using high-efficiency switching converters, followed by a second stage of regulation using a low noise LDO to provide switching noise reduction and improved voltage accuracy.
- 2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken to make sure the switching noise is minimized to prevent degraded ADC performance.

TI WEBENCH® Power Designer can be used to select and design the individual power-supply elements needed: see the WEBENCH® Power Designer

Recommended switching regulators for the first stage include the TPS62821, and similar devices.

Recommended low dropout (LDO) linear regulators include the TPS7A4701, TPS7A90, LP5901, and similar devices.

For the switch regulator only approach, the ripple filter must be designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Note the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed. [Figure 9-8](#page-60-0) and [Figure 9-9](#page-60-0) illustrate the two approaches.

AVDD and IOVDD supply voltages should not be shared in order to prevent digital switching noise from coupling into the analog signal chain.

Figure 9-9. Example Switcher-Only Approach

9.4 Layout

9.4.1 Layout Guidelines

There are several critical signals which require specific care during board design:

- 1. Analog input and clock signals
	- Traces should be as short as possible and vias should be avoided where possible to minimize impedance discontinuities.
	- Traces should be routed using loosely coupled 100-Ω differential traces.
	- Differential trace lengths should be matched as close as possible to minimize phase imbalance and HD2 degradation.
- 2. Digital output interface
	- Traces should be routed using tightly coupled 100-Ω differential traces.
- 3. Voltage reference
	- The bypass capacitor should be placed as close to the device pins as possible and connected between VREF and REFGND – on top layer avoiding vias.
	- Depending on configuration an additional bypass capacitor between REFBUF and REFGND may be recommended and should also be placed as close to pins as possible on top layer.
- 4. Power and ground connections
	- Provide low resistance connection paths to all power and ground pins.
	- Use power and ground planes instead of traces.
	- Avoid narrow, isolated paths which increase the connection resistance.

• Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power plane.

9.4.2 Layout Example

The following screen shot shows the top layer of the ADC3564/3664 EVM.

- Signal and clock inputs are routed as differential signals on the top layer avoiding vias.
- SLVDS output interface lanes are routed differential and length matched
- Bypass caps are close to the VREF pin on the top layer avoiding vias.

Figure 9-10. Layout example: top layer of ADC3564 EVM

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Device Support

10.2 Documentation Support

10.2.1 Related Documentation

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Sep-2022

RSB 40

 5×5 mm, 0.4 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207182/D

PACKAGE OUTLINE

RSB0040E WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RSB0040E WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSB0040E WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated