

## **HIGH-SPEED 3.3V 8/4K x 18** SYNCHRONOUS PIPELINED OBSOLETE PARTS **DUAL-PORT STATIC RAM**


# IDT70V9359/49L

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

#### Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6.5/7.5/9ns (max.)
  - Industrial: 7.5ns (max.)
- Low-power operation
  - IDT70V9359/49L Active: 450mW (typ.)
    - Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion with additional logic

- Full synchronous operation on both ports
  - 3.5ns setup to clock and 0ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL-compatible, single 3.3V (±0.3V) power supply
  - Industrial temperature range (-40°C to +85°C) is available for 83 MHz
- Available in a 100-pin Thin Quad Flatpack (TQFP) and 100pin Fine Pitch Ball Grid Array (pBGA) packages
- available, see ordering information



NOTE:

1. A12 is a NC for IDT70V9349.


**MARCH 2018** 

### Description:

The IDT70V9359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}_0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450mW of power.

## Pin Configurations (1,2,3,4)



- 1. A<sub>12</sub> is a NC for IDT70V9349.
- 2. All VDD pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

## $Pin\ Configurations (cont'd)^{(1,2,3,4)}$

### 70V9359/49BF BF100<sup>(5)</sup>

### 100-Pin fpBGA Top View<sup>(6)</sup>

07/03/02

A1	A2	l <del></del>	A4	A5	A6	A7	A8	A9	A10
<b>A</b> 8R	<b>A</b> 11R		CNTRST <sub>R</sub>	Vss	Vss	Vss	I/O13R	I/O10R	I/O17R
B1	B2	B3	B4	B5		вт	B8	B9	B10
<b>A</b> 6R	<b>A</b> 7R	<b>A</b> 10R	<b>A</b> 12R <sup>(1)</sup>	<b>R/W</b> R		PL/FTR	I/O12R	I/O9R	I/O6R
С1	C2	C3	C4	C5	C6	C7	C8	C9	C10
<b>А</b> зR	<b>A</b> 4R	<b>A</b> 5R	<b>A</b> 9R	CE1R	I/O16R	I/O15R	I/O11R	I/ <b>O</b> 7R	I/O3R
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
<b>A</b> 0R	CLKR	<b>A</b> 1R	<b>A</b> 2R	LBR	CEor	I/O14R	I/O8R	I/O5R	I/O1R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
Vss	ADSR	CNTEN <sub>R</sub>	<b>A</b> 1L	ADSL	Vss	I/O4R	I/O2R	I/Oor	VDD
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
Vss	CLKL	<b>A</b> 0L	<b>A</b> 3L	<b>V</b> DD	Vss	Vdd	I/O2L	I/O1L	I/Ool
G1	G2	G3	G4	G5	G6	G7	G8	<sup>G9</sup>	G10
CNTEN∟	<b>A</b> 4L	<b>A</b> 7L	ÜBL	Vss	I/O13L	NC	I/O4L	Vss	I/O3L
H1	H2	H3	H4	H5	-	H7	H8	H9	H10
<b>A</b> 2L	<b>A</b> 6L	<b>A</b> 11L	CEol	CNTRST∟		I/ <b>O</b> 9L	I/O7L	I/O6L	I/ <b>O</b> 5L
J1	J2	J3	J4	J5	J6	J7	J8	<sup>J9</sup>	J10
<b>A</b> 5L	<b>A</b> 9L	<b>A</b> 12L <sup>(1)</sup>	R/WL	OEL	PL/FTL	I/O12L	I/O10L	Vss	I/O8L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
<b>A</b> 8L	<b>A</b> 10L	LBL	CE1L	VDD	<b>V</b> DD	I/O16L	I/O14L	I/O11L	I/O17L

5638 drw 03

- 1. A<sub>12</sub> is a NC for IDT70V9349.
- 2. All  $\ensuremath{\mathsf{V}}\xspace{\ensuremath{\mathsf{DD}}}\xspace{\ensuremath{\mathsf{p}}}\xspace{\ensuremath{\mathsf{p}}}\xspace{\ensuremath{\mathsf{n}}}\xspace{\ensuremath{\mathsf{N}}}\xspace{\ensuremath{\mathsf{DD}}}\xspace{\ensuremath{\mathsf{p}}}\xspace{\ensuremath{\mathsf{p}}}\xspace{\ensuremath{\mathsf{n}}}\xspace{\ensurem$
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately  $10mm \times 10mm \times 1.4mm$  with 0.8mm ball pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

### Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables <sup>(3)</sup>
R/WL	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A12L <sup>(1)</sup>	A0R - A12R <sup>(1)</sup>	Address
VO0L - VO17L	I/O0R - I/O17R	Data Input/Output
CLKL	CLKR	Clock
ŪB∟	<del>UB</del> R	Upper Byte Select <sup>(2)</sup>
<del>LB</del> L	<del>LB</del> R	Lower Byte Select <sup>(2)</sup>
<del>AD</del> S <sub>L</sub>	<del>ADS</del> R	Address Strobe Enable
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

## NOTE:

- 1. A12 is a NC for IDT70V9349.
  2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
  3.  $\overline{CE}$  and CE1 are single buffered when  $\overline{FT}/PIPE = V_{IL}$ ,  $\overline{\text{CE}}\text{o}$  and CE1 are double buffered when  $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IH}},$ i.e. the signals take two cycles to deselect.

5638 tbl 01

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<b>ՇĒ</b> ₀ <sup>(5)</sup>	CE1 <sup>(5)</sup>	<del>UB</del> <sup>(4)</sup>	LB <sup>(4)</sup>	R∕ <b>W</b>	Upper Byte I/O <sub>9-17</sub>	Lower Byte I/O <sub>0-8</sub>	MODE		
Х	1	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected-Power Down		
Х	1	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down		
Х	1	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected		
Х	1	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only		
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only		
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes		
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only		
L	1	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only		
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes		
Н	Х	L	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled		

5638 tbl 02 NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .
- OE is an asynchronous input signal.
   B and UB are single buffered regardless of state of FT/PIPE.
- 5.  $\overline{\text{CE}}$ o and CE1 are single buffered when  $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}}$ .  $\overline{\text{CE}}$ o and CE1 are double buffered when  $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IH}}$ , i.e. the signals take two cycles to deselect.

### Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE			
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used			
Х	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation			
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)			
Х	Х	A0	1	Х	Х	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0			

NOTES:

5638 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4.  $\overline{ADS}$  and  $\overline{CNTRST}$  are independent of all other signals including  $\overline{CE}_0$ ,  $CE_1$ ,  $\overline{UB}$  and  $\overline{LB}$ .
- 5. The address counter advances if  $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$  on the rising edge of CLK, regardless of all other signals including  $\overline{\text{CE}}_0$ ,  $\text{CE}_1$ ,  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$ .

## Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(1)</sup>	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES:

5638 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.3	3.6	٧
Vss	Ground	0	0	0	٧
Vн	Input High Voltage	2.0	_	VDD+0.3V <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	٧

5638 tbl 05

#### NOTES:

- 1. VIL > -1.5V for pulse width less than 10 ns.
- 2. VTERM must not exceed VDD+0.3V.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
ЮИТ	DC Output Current	50	mA

#### NOTES:

5638 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  VDD + 0.3V.

## Capacitance<sup>(1)</sup>

 $(TA = +25 \,{}^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

#### NOTES

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD= 3.3V ± 0.3V)

			70V93	59/49L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.6V$ , $V_{IN} = 0V$ to $V_{DD}$		5	μΑ
luo	Output Leakage Current	$\overline{CE}$ = VIH or CE1 = VIL, VOUT = 0V to VDD	_	5	μΑ
Vol	Output Low Voltage	loL = +4mA	_	0.4	٧
VoH	Output High Voltage	IOH = -4mA	2.4	_	٧

NOTE:

5638 tbl 08

1. At  $V_{DD} \le 2.0V$  input leakages are undefined.

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3)</sup> ( $V_{DD} = 3.3V \pm 0.3V$ )

				Version		70V9359/49L6 Com'l Only		59/49L7 & Ind	70V9359/49L9 Com'l Only		
Symbol	Parameter	Test Condition	Versio			Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
<b>I</b> DD	Dynamic Operating	CEL and CER= VIL,	COM'L	L	175	330	155	280	135	230	mA
	Current (Both Ports Active)	Outputs Disabled, $f = fMAX^{(1)}$	IND	L			155	330			
ISB1	Standby Current	$\overline{\text{CE}}\text{L} = \overline{\text{CE}}\text{R} = \text{VIH}$	COM'L	L	50	80	40	70	30	60	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L			40	80	_	_	
ISB2	Standby	CE"A" = VL and	COM'L	L	115	185	105	170	95	155	mA
	Current (One Port - TTL Level Inputs)	CE"B" = VIH <sup>(5)</sup> Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	L	_	_	105	180	_	_	
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
	Current (Both Ports - CMOS Level Inputs)	$\overline{\text{CER}} \ge \text{VDD} - 0.2\text{V},$ $\text{VIN} \ge \text{VDD} - 0.2\text{V} \text{ or}$ $\text{VIN} \le 0.2\text{V}, f = 0^{(2)}$	IND	L	_		0.5	3.0	_	_	
ISB4	Full Standby	CE"A" ≤ 0.2V and	COM'L	L	105	175	95	160	85	145	mA
	Current (One Port - CMOS Level Inputs)	$\begin{array}{l} \overline{CE}"B" \geq V_{DD} - 0.2V^{(5)} \\ VIN \geq V_{DD} - 0.2V \text{ or} \\ VIN \leq 0.2V, \text{ Active Port,} \\ Outputs \text{ Disabled, } f = fMAX^{(1)} \end{array}$	IND	L			95	175			

5638 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right  $\,$  port. Port "B" is the opposite from port "A".
- 4.  $\underline{\text{VDD}} = 3.3 \text{V}$ , TA =  $\underline{25}^{\circ}\text{C}$  for Typ, and are not production tested. ICC DC(f=0) = 90mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}_0x = VIL \text{ and } CE_1x = VIH$ 
  - $\overline{CE}x = VIH \text{ means } \overline{CE}_0x = VIH \text{ or } CE_1x = VIL$
  - $\overline{CE}x \leq 0.2V$  means  $\overline{CE}ox \leq 0.2V$  and CE1x  $\geq$  VDD 0.2V
  - $\overline{CE}x \geq \ V_{DD}$  0.2V means  $\overline{CE}_{0}x \geq \ V_{DD}$  0.2V or  $CE_{1}x \leq 0.2V$
  - "X" represents "L" for left port or "R" for right port.

## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz).
\*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).


# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (VDD= 3.3V ± 0.3V)

	and write Cycle Timing)(*)(VDD=	70V93	59/49L6 I Only		59/49L7   & Ind		70V9359/49L9 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22	_	25	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15	_	ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5		7.5		12	_	ns
ta_1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5		7.5		12		ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5		6	_	ns
ta_2	Clock Low Time (Pipelined) <sup>(2)</sup>	4		5		6	_	ns
tr	Clock Rise Time	_	3		3	_	3	ns
tF	Clock Fall Time	_	3		3	_	3	ns
tsa	Address Setup Time	3.5		4		4		ns
tha	Address Hold Time	0		0		1	_	ns
tsc	Chip Enable Setup Time	3.5		4		4		ns
thc	Chip Enable Hold Time	0	_	0	_	1	_	ns
tsB	Byte Enable Setup Time	3.5		4		4	_	ns
tнв	Byte Enable Hold Time	0		0		1	_	ns
tsw	R√W Setup Time	3.5		4		4	_	ns
tHW	R√W Hold Time	0		0		1	_	ns
tsp	Input Data Setup Time	3.5		4		4	_	ns
thD	Input Data Hold Time	0		0		1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	ns
tscn	CNTEN Setup Time	3.5		4		4	_	ns
thcn	CNTEN Hold Time	0		0		1	_	ns
tsrst	CNTRST Setup Time	3.5		4		4	_	ns
thrst	CNTRST Hold Time	0		0		1	_	ns
toe	Output Enable to Data Valid		6.5		7.5		9	ns
toLz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through)(2)		15		18	_	20	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>		6.5		7.5		9	ns
toc	Data Output Hold After Clock High	2		2		2		ns
tckHZ	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
Port-to-Port D	lel ay	•	•		•	•	•	•
tcwdd	Write Port Clock High to Read Data Delay		24		28		35	ns
tocs	Clock-to-Clock Setup Time		9		10		15	ns


#### NOTES

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
- 2. The Pipelined output parameters (tcYc2, tcD2) apply to either or both the Left and Right ports when  $\overline{FT}/PIPE = VIH$ . Flow-through parameters (tcYc1, tcD1) apply when  $\overline{FT}/PIPE = VIH$  for that port.
- 3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable  $(\overline{OE})$ ,  $\overline{FT}/PIPER$ , and  $\overline{FT}/PIPEL$ .

# Timing Waveform of Read Cycle for Flow-Through Output $(\overline{\textbf{FT}}/\text{PIPE}"x" = VIL)^{(3,7)}$




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{\textbf{FT}}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ,  $\text{CE}_1 = \text{V}_{\text{IL}}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$  was HIGH, then the Upper Byte and/or Lower Byte of DATAouT for Qn + 2 would be disabled (High-Impedance state).
- 7. "X' here denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




## Timing Waveform with Port-to-Port Flow-Through Read (4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$  and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1 and  $\overline{CNTRST}$  = VIH.
- 5.  $\overline{OE} = VIL$  for the Right Port, which is being read from.  $\overline{OE} = VIH$  for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.

  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

## Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{\mathbf{OE}} = VIL$ )<sup>(3)</sup>




## Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{\textbf{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- $2. \ \ \, \underline{\text{Output state}} \ \, (\text{High, \underline{Low}}, \ \, \text{or High-imped}\underline{\text{ance}}) \ \, \underline{\text{is}} \ \, \text{determined by the previous cycle control signals}.$
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = V<sub>IL</sub>; CE<sub>1</sub> and  $\overline{CNTRST}$  = V<sub>IH</sub>. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1 and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance (1)




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIL$
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

### **Functional Description**


The IDT70V9359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

operation of the address counters for last interleaved memory applications.  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$  to re-activate the outputs.

The IDT70V9359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70V9359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



#### NOTE:

1. A<sub>13</sub> is for IDT70V9359, A<sub>12</sub> is for IDT70V9349.

## Ordering Information



#### NOTE:

- 1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
- Green parts available. For specific speeds, packages and powers contact your sales office.
   LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

#### IDT Clock Solution for IDT70V9359/49 Dual-Port

IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
70V9359/49	3.3	LVTTL	9pF	40%	100	150ps	IDT2305 IDT2308 IDT2309	FCT3805 FCT3805D/E FCT3807 FCT3807D/E

### **Datasheet Document History**

10/01/01: Initial Public Release

07/03/02: Pages 2 & 3 Added data revision for pin configurations

Consolidated multiple devices into one datasheet

08/15/03: Removed Preliminary status

Page 16 Added IDT Clock Solution Table

01/29/09: Page 16 Removed "IDT" from orderable part number 07/26/10: Page 1 Added green parts availability to features Page 16 Added green indicator to ordering information

Page 8 In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range

values located in the table, the commercial TA header note has been removed

Pages 9-12 In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes with

the CNTEN logic definition found in Truth Table II - Address Counter Control

03/02/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15,2018

03/06/20: Datasheet changed to Obsolete Status



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/