# **ADC0808S125/250**

**Single 8-bit ADC, up to 125 MHz or 250 MHz**

**Rev. 04 – 2 July 2012 Product data sheet** 

## **1. General description**

The ADC0808S is a differential, high-speed, 8-bit Analog-to-Digital Converter (ADC) optimized for telecommunication transmission control systems and tape drive applications. It allows signal sampling frequencies up to 250 MHz.

The ADC0808S clock inputs are selectable between 1.8 V Complementary Metal Oxide Semiconductor (CMOS) or Low-Voltage Differential Signals (LVDS). The data output signal levels are 1.8 V CMOS.

All static digital inputs (CLKSEL, CCSSEL, CE\_N, OTC, DEL0 and DEL1) are 1.8 V CMOS compatible.

The ADC0808S offers the most flexible acquisition control system possible due to its programmable Complete Conversion Signal (CCS) which allows the delay time of the acquisition clock and acquisition clock frequency to be adjusted.

The ADC0808S is supplied in an HTQFP48 package.

## **2. Features**

- 8-bit resolution
- High-speed sampling rate up to 250 MHz
- Maximum analog input frequency up to 560 MHz
- **Programmable acquisition output clock (complete conversion signal)**
- Differential analog input
- Integrated voltage regulator or external control for analog input full-scale
- $\blacksquare$  Integrated voltage regulator for input common-mode reference
- Selectable 1.8 V CMOS or LVDS clock input
- 1.8 V CMOS digital outputs
- $\blacksquare$  1.8 V CMOS compatible static digital inputs
- Binary or 2's complement CMOS outputs
- Only 2 clock cycles latency
- Industrial temperature range from  $-40$  °C to +85 °C
- **HTQFP48 package**

## **3. Applications**

- 2.5G and 3G cellular base infrastructure radio transceivers
- Wireless access systems
- **Fixed telecommunications**



- **Department** Optical networking
- Wireless Local Area Network (WLAN) infrastructure
- $\blacksquare$  Tape drive applications

## **4. Ordering information**



## **5. Block diagram**



**Single 8-bit ADC, up to 125 MHz or 250 MHz**

## **6. Pinning information**



## **6.1 Pinning**

## **6.2 Pin description**



## **Single 8-bit ADC, up to 125 MHz or 250 MHz**



[1] See Table 3.



# **7. Functional description**

## **7.1 CMOS/LVDS clock input**

The circuit has two clock inputs CLK+ and CLK-, with two modes of operation:

**• LVDS mode: CLK+ and CLK- inputs are at differential LVDS levels. An external** resistor of between 80  $\Omega$  and 120  $\Omega$  is required; see Figure 3.



**ï** 1.8 V CMOS mode: CLK+ input is at 1.8 V CMOS level and sampling is done on the rising edge of the clock input signal. In this case pin CLK- must be grounded; see Figure 4.







## **7.2 Digital output coding**

The digital outputs are 1.8 V CMOS compatible.

The data output format can be either binary or 2's complement.



### **Table 5. Output coding with differential inputs**

 $V_{i(p-p)} = 2.0 \text{ V}$ ;  $V_{ref(fs)} = 1.25 \text{ V}$ ; typical values to AGND.

The in-range CMOS output pin IR will be HIGH during normal operation. When the ADC input reaches either positive or negative full-scale, the IR output will be LOW.

Selection between output coding is controlled by pins OTC and CE\_N.

#### **Table 6. Output format selection**



 $[1]$   $X =$  don't care.

## **7.3 Timing output**



## **7.4 Timing complete conversion signal**

The ADC0808S generates an adjustable clock output signal on pin CCS called Complete Conversion Signal, which can be used to control the acquisition of converted output data to the digital circuit connected to the ADC0808S output data bus.

Two logic input pins DEL0 and DEL1 control the delay of the edge of the CCS signal to achieve an optimal position in the stable, usable zone of the data as shown in Figure 6.





Pin CCSSEL selects the CCS frequency; see Table 8.





### **Single 8-bit ADC, up to 125 MHz or 250 MHz**



## **7.5 Full-scale input selection**

The ADC0808S has an internal reference circuit which can be overruled by an external reference voltage. This can be done with the full-scale reference voltage ( $V_{ref(fs)}$ ) according to Table 9.

The ADC provides the required common-mode voltage on pin CMADC. In case of internal regulation, the regulator output voltage on pin CMADC is 0.95 V.



#### **Table 9. Full-scale input selection**

The internal reference circuit is enabled by connecting pin FSIN to ground. The common-mode output voltage  $V_{O(cm)}$  on pin CMADC will then be 0.95 V, and the maximum peak-to-peak input voltage  $V_{i(p-p)(max)}$  will be 2.0 V; see Figure 7 and Figure 8.

The ADC full-scale input selection principle is shown in Figure 9.

## **Single 8-bit ADC, up to 125 MHz or 250 MHz**





a. External reference voltage applied b. Internal reference circuit enabled

**Fig 9. ADC full-scale input selection**

## **8. Limiting values**



## **9. Thermal characteristics**



[1] In compliance with JEDEC test board, in free air.

## **10. Static characteristics**

#### **Table 12. Static characteristics**

*VCCA = 3.0 V to 3.6 V; VCCD = 1.65 V to 1.95 V; VCCO = 1.65 V to 1.95 V; pins AGND1, AGND2 and DGND1 shorted together;*   $T_{amb}$  = -40 °C to +85 °C;  $V_{i(IN)} - V_{i(INN)}$  = 2.0 V - 0.5 dB;  $V_{i(cm)}$  = 0.95 V;  $V_{FSIN}$  = 0 V; typical values are measured at  $V_{CCA}$  = 3.3 V,  $V_{CCD}$  =  $V_{CCO}$  = 1.8 V,  $T_{amb}$  = 25 °C and  $C_L$  = 10 pF; unless otherwise specified.



#### **Table 12. Static characteristics** *...continued*

*VCCA = 3.0 V to 3.6 V; VCCD = 1.65 V to 1.95 V; VCCO = 1.65 V to 1.95 V; pins AGND1, AGND2 and DGND1 shorted together; Tamb = 40 C to +85 C; Vi(IN) Vi(INN) = 2.0 V 0.5 dB; VI(cm) = 0.95 V; VFSIN = 0 V; typical values are measured at VCCA = 3.3 V, VCCD = VCCO = 1.8 V, Tamb = 25 C and CL = 10 pF; unless otherwise specified.*



[1] Guaranteed by design.

[2]  $|V_{\text{gpd}}|$  is the voltage of ground potential difference across or between boards.

[3] The ADC input range can be adjusted with an external reference voltage applied to pin FSIN. This voltage must be referenced to AGND.

## **11. Dynamic characteristics**

#### **Table 13. Dynamic characteristics**

*VCCA = 3.0 V to 3.6 V; VCCD = 1.65 V to 1.95 V; VCCO = 1.65 V to 1.95 V; pins AGND1, AGND2 and DGND1 shorted together; Tamb = 40 C to +85 C; Vi(IN) Vi(INN) = 2.0 V 0.5 dB; VI(cm) = 0.95 V; VFSIN = 0 V; typical values are measured at VCCA = 3.3 V, VCCD = VCCO = 1.8 V, Tamb = 25 C and CL = 10 pF; unless otherwise specified.*



#### **Table 13. Dynamic characteristics** ... continued

*VCCA = 3.0 V to 3.6 V; VCCD = 1.65 V to 1.95 V; VCCO = 1.65 V to 1.95 V; pins AGND1, AGND2 and DGND1 shorted together;*   $T_{amb}$  = -40 °C to +85 °C;  $V_{i(lN)}$  –  $V_{i(lNN)}$  = 2.0 V – 0.5 dB;  $V_{l(cm)}$  = 0.95 V;  $V_{FSIN}$  = 0 V; typical values are measured at *V*<sub>CCA</sub> = 3.3 *V, V*<sub>CCD</sub> = *V*<sub>CCO</sub> = 1.8 *V,*  $T_{amb}$  = 25 <sup>°</sup>C and *C<sub>L</sub>* = 10 *pF*; unless otherwise specified.



[1] Output data acquisition: the output data is available after the maximum delay of  $t_{d(0)}$ .

[2] The -3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.

[3] The total harmonic distortion is obtained with the addition of the first five harmonics.

[4] The signal-to-noise ratio takes into account all harmonics above five and noise up to Nyquist frequency.

[5] Intermodulation measured relative to either tone with analog input frequencies  $f_1$  and  $f_2$ . The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter (-6 dB below full-scale for each input signal). IMD3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third-order intermodulation product.

## **12. Definitions**

### **12.1 Static parameters**

#### **12.1.1 Integral non-linearity**

Integral non-linearity (INL) is defined as the deviation of the transfer function from a best-fit straight line (linear regression computation). The INL of the code is obtained from the equation:

$$
INL(i) = \frac{V_{in}(i) - V_{in}(ideal)}{S}
$$
 (1)

where: S corresponds to the slope of the ideal straight line (code width), i corresponds to the code value,  $V_{in}$  is the input voltage.

#### **12.1.2 Differential non-linearity**

Differential non-linearity (DNL) is the deviation in code width from the value of 1 LSB.

$$
DNL(i) = \frac{V_{in}(i+1) - V_{in}(i)}{S}
$$
 (2)

where:  $V_{in}$  is the input voltage; i is a code value from 0 to ( $2^{n} - 2$ ).

#### **12.2 Dynamic parameters**

Figure 10 shows the spectrum of a single tone full-scale input sine wave of frequency  $f_t$ , conforming to coherent sampling and which is digitized by the ADC under test. Coherent sampling:  $(f_t / f_s = M / N$ , where M = number of cycles and N = number of samples, M and N values being relatively prime).

#### **Single 8-bit ADC, up to 125 MHz or 250 MHz**



**Remark:** P<sub>noise</sub> in the equations in the following sections, is the sum of noise sources which include random noise, non-linearities, sampling time errors, and quantization noise.

## **12.2.1 Signal-to-Noise And Distortion (SINAD)**

SINAD is the ratio of the output signal power to the noise plus distortion power for a given sample rate and input frequency, excluding the DC component:

$$
SINAD[dB] = 10log_{10}\left(\frac{P_{signal}}{P_{noise + distortion}}\right)
$$
\n(3)

#### **12.2.2 Effective Number Of Bits (ENOB)**

ENOB is derived from SINAD and gives the theoretical resolution required by an ideal ADC to obtain the same SINAD measured on the real ADC. A good approximation gives:

$$
ENOB = \frac{SINAD - 1.76}{6.02} \tag{4}
$$

## **12.2.3 Total Harmonic Distortion (THD)**

THD is the ratio of the power of the harmonics to the power of the fundamental. For  $k - 1$ harmonics the THD is:

$$
THD[dB] = 10log_{10}\left(\frac{P_{harmonics}}{P_{signal}}\right)
$$
\n(5)

where:

#### **Single 8-bit ADC, up to 125 MHz or 250 MHz**

$$
P_{harmonics} = a_2^2 + a_3^2 + \dots + a_k^2
$$
 (6)

$$
P_{signal} = a_I^2 \tag{7}
$$

The value of k is usually 6 (THD is calculated based on the first 5 harmonics).

## **12.2.4 Signal-to-Noise ratio (S/N)**

S/N is the ratio of the output signal power to the noise power, excluding the harmonics and the DC component:

$$
S/N = 10\log_{10}\left(\frac{P_{signal}}{P_{noise}}\right) \tag{8}
$$

## **12.2.5 Spurious Free Dynamic Range (SFDR)**

The SFDR value specifies the available signal range as the spectral distance between the amplitude of the fundamental  $(a_1)$  and the amplitude of the largest spurious harmonic and non-harmonic (max (s)), excluding the DC component:

$$
SFDR[dB] = 20log_{10}\left(\frac{a_1}{max(s)}\right) \tag{9}
$$

### **12.2.6 InterModulation Distortion (IMD)**



The second-order and third-order intermodulation distortion products IMD2 and IMD3 are defined using a dual tone input sinusoid, where  $f_1$  and  $f_2$  are chosen according to the coherence criterion.

IMD is the ratio of the RMS value of either tone to the RMS value of the worst, second or third-order intermodulation products.

## **Single 8-bit ADC, up to 125 MHz or 250 MHz**

The total intermodulation distortion is given by:

$$
IMD[dB] = I0log_{10}\left(\frac{P_{intermod}}{P_{signal}}\right)
$$
\n(10)

where:

$$
P_{intermod} = a_{im(f_1 - f_2)}^2 - a_{im(f_1 + f_2)}^2 + a_{im(f_1 - 2f_2)}^2 + a_{im(f_1 + 2f_2)}^2 + \dots
$$
  
 
$$
\dots + a_{im(2f_1 - f_2)}^2 + a_{im(2f_1 + f_2)}^2 \tag{11}
$$

where  $a_{im(f_n)}^2$  $\sum_{i=1}^{2}$  is the power in the intermodulation component at f<sub>n</sub>.

$$
P_{signal} = a_{f_1}^2 + a_{f_2}^2 \tag{12}
$$

### **Single 8-bit ADC, up to 125 MHz or 250 MHz**

## **13. Package outline**



#### **Fig 12. Package outline SOT545-2 (HTQFP48)**

ADC0808S125\_ADC0808S250\_4 © IDT 2012. All rights reserved.

## **14. Soldering of SMD packages**

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 ìSurface mount reflow soldering descriptionî*.

## **14.1 Introduction to soldering**

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## **14.2 Wave and reflow soldering**

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **ï** Through-hole components
- **ï** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **ï** Board specifications, including the board finish, solder masks and vias
- **ï** Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- **ï** Package placement
- **•** Inspection and repair
- **ï** Lead-free soldering versus SnPb soldering

## **14.3 Wave soldering**

Key characteristics in wave soldering are:

- **ï** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **ï** Solder bath specifications, including temperature and impurities

## **14.4 Reflow soldering**

Key characteristics in reflow soldering are:

- **ï** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 13) than a SnPb process, thus reducing the process window
- **ï** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **ï** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 14 and 15





#### **Table 15. Lead-free process (from J-STD-020C)**



Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 13.

### **Single 8-bit ADC, up to 125 MHz or 250 MHz**



For further information on temperature profiles, refer to Application Note *AN10365 ìSurface mount reflow soldering descriptionî*.

# **15. Revision history**



# **16. Contact information**

For more information or sales office addresses, please visit: **<http://www.idt.com>**

# **17. Contents**



