

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

TYPES SN5495A, SN54L95, SN54LS95B, SN7495A, SN74LS95B

4-BIT PARALLEL-ACCESS SHIFT REGISTERS MARCH 1974 — REVISED DECEMBER 1983

TYPE	TYPICAL MAXIMUM	TYPICAL
1176	CLOCK FREQUENCY	POWER DISSIPATION
'95A	36 MHz	195 mW
'L95	5 MHz	19 mW
'LS95B	36 MHz	65 mW

description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load
Shift right (the direction Q_A toward Q_D)
Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.


SN5495A, SN54LS95B... J OR W PACKAGE SN7495A... J OR N PACKAGE SN74LS95B... D, J OR N PACKAGE (TOP VIEW)

SER 🗐	U14] Vcc
A □ 2	13 🖸 🕰
В □3	12 QB
C □4	11 🗖 🗗 🖸 C
₽ ₫5	10 🗖 QD
MODE ☐6	
GND 🗖 7	8 CLK 2

SN54L95 . . . J PACKAGE (TOP VIEW)

SER [1	U 14	Д	Α
в□	2	13	р	QA
c 🗆	3	12	Þ	αB
VCC [4	11	þ	GND
D	5	10	р	σ_{C}
MODE [6	9	þ	a_{D}
CLK1 [7	8	Ь	CLK 2

SN54LS95B ... FK PACKAGE SN74LS95B ... FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

			•								
			INPUTS						OUTI	PUTS	
MODE	CLO	CKS	SERIAL		PARA	LLEL		_	_		
CONTROL	2 (L)	1 (R)	SERIAL	Α	В	С	D	QA	αB	αc	αD
н	н	х	×	×	Х	х	Х	Q _{A0}	Q _{B0}	Q _{C0}	σ_{D0}
н	ţ	х	×	a	b	c	d	a	b	С	d
Н	1	Х	х	QBt	$\alpha_{C^{\dagger}}$	$q_D t$	d	QBn	Q_{Cn}	Q_{Dn}	d
L	L	Н	×	×	Х	Х	×	QAO	σ_{B0}	σ^{CO}	a_{D0}
L	×	1	н	×	X	Х	Х	н	Q_{An}	Q_{Bn}	σ_{Cn}
L	×	i i	L	×	Х	X	X	L	Q_{An}	α_{Bn}	a_{Cn}
†	L	L	×	×	Х	X	Х	Q _{A0}	Q_{B0}	σ_{CO}	Q_{D0}
Į.	L	L	×	×	X	Х	X	Q _{A0}	σ_{B0}	a_{C0}	σ_{D0}
1	L	Н	×	x	X	X	X	Q _A 0	α_{B0}		
†	н	L	×	×	×	X	X	QAO	σ_{B0}	a_{co}	
†	н	Н	×	×	X	X	Х	QAO	α_{B0}	α_{CO}	Q_{D0}

 † Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

↓ = transition from high to low level, ↑ = transition from low to high level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.


 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the indicated steady-state input conditions were established. Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the most-recent \downarrow transition of the clock.

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Exxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



logic diagrams




Pin numbers shown in () are for the 'LS95B and '95A and pin numbers shown in () are for the 54L95.


schematics of inputs and outputs


YCC

INPUT

Mode control: Req = 3 kΩ NOM
Clock inputs: Req = 4 kΩ NOM
All other inputs: Req = 6 kΩ NOM







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	\$N54L'	SN54LS'	SN74'	SN74LS'	UNIT
Supply voltage, V _{CC} (see Note 1)	7	8	7	7	7	٧
Input voltage (see Note 2)	5.5	5.5	7	5.5	7	٧
Interemitter voltage (see Note 3)	5.5	5.5		5.5		>
Operating free-air temperature range		– 55 to 12	5 to 125 0 to 70		°c	
Storage temperature range		- 65 to 15	0	- 65	°c	

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 2. For the 'L95, input voltages must be zero or positive with respect to network ground terminal.
 - 3. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A and 'L95.

TYPES SN5495A, SN7495A 4-BIT PARALLEL- SHIFT REGISTERS

recommended operating conditions

		N5495	Α	SN7495A			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μA
Low-level output current, IOL			16			16	mA
Clock frequency, f _{clock}	0		25	0		25	MHz
Width of clock pulse, tw(clock) (See Figure 1)	20			20			ns
Setup time, high-level or low-level data, t _{SU} (See Figure 1)	15			15			ns
Hold time, high-level or low-level data, th (See Figure 1)	0			0			ns
Time to enable clock 1, tenable 1 (See Figure 2)	15			15			ns
Time to enable clock 2 (See Figure 2)	15			15			ns
Time to inhibit clock 1, tinhibit 1 (See Figure 2)	5			5			ns
Time to inhibit clock 2, t _{inhibit 2} (See Figure 2)	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS†	Τ :	SN5495	A	SN7495A			UNIT
	PARAMET	EK	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	,		2			2			V
VIL	Low-level input voltage			1		0.8			0.8	V
VIK	IK Input clamp voltage		V _{CC} = MIN, 1 _I = -12 mA		_	-1.5			-1.5	V
.,	40.1.1.1.1.1.1.		V _{CC} = MIN, V _{IH} = 2 V,	2.4	3.4		2.4	3.4		v
Vон	High-level output volta	ge	V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		ľ
VOL Low-level output voltage		_	V _{CC} = MIN, V _{IH} = 2 V,		0.2	0.4		0.2	0.4	v
		ge	V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	ľ
ŧ ₁	Input current at		V _{CC} = MAX, V _I = 5.5 V			1			1	mA
l ''	maximum input voltag	e	VCC 101/AX, 17 3:31			·				
	High-level	Serial, A, B, C, D,				40			40	
Чн	input current	Clock 1 or 2	V _{CC} = MAX, V _I = 2.4 V	1						μΑ
	input current	Mode control			_	80			80	
	Lawland	Serial, A, B, C, D,				1.6			-1.6	
HL	input current	Clock 1 or 2	V _{CC} = MAX, V _I = 0.4 V		_	-1.6			-1.0	mA
į		Mode control	1			-3.2			-3,2	l
los	Short-circuit output current§		V _{CC} = MAX	-18		-57	-18		-57	mA
Icc			V _{CC} = MAX, See Note 4		39	63		39	63	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency	$C_{1} = 15 \text{pF}, R_{1} = 400 \Omega,$	25	36		MHz
tpLH Propagation delay time, low-to-high-level output from clock	See Figure 1		18	27	ns
tpHL Propagation delay time, high-to-low-level output from clock	See (igure)		21	32	ns



 $^{^\}ddagger$ AII typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time.

NOTE 4: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

TYPES SN54L95 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

recommended operating conditions

	·· · · · 			SN54L9	5	UNIT
			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	٧
v_{IH}	High-level input voltage		2			v
VIL	Low-level input voltage				0.7	V
¹ он	High-level output current				- 0.1	mA
loL	Low-level output current				2	mA
fclock	Clock frequency	<u> </u>	0		3	MHz
tw(clock)	Width of clock pulse (See Figure 1)		200			ns
	Setup time (See Figure 1)	High-level data	100			ns
t _{su}	Setup time (See Figure 1)	Low-level data	120			ns
t _h	Hold time, high-level or low-level data (See Figure 1)		0			ns
t _{enable} 1	Time to enable clock 1 (See Figure 2)		225			ns
tenable 2	Time to enable clock 2 (See Figure 2)		200			ns
¹ inhibit 1	Time to inhibit clock 1 (See Figure 2)		100			ns
^t inhibit 2	Time to inhibit clock 2 (See Figure 2)		0			ns
T _A	Operating free-air temperature		- 55		125	°C .

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†					SN54L9	5	118117
	PARAMETER		TEST CON	ADITIONS .		MIN	TYP ‡	MAX	UNIT
	V _{OH}	V _{CC} = MIN,	V _{IH} = 2 V,	V _{IL} = 0.7 V,	I _{OH} = 0.1 mA	2.4	3.3		٧
	V _{OL}	VCC = MIN,	V _{IH} = 2 V,	V _{1L} = 0.7 V,	IOL = 2 mA		0.15	0.3	V
Iį	Serial, A, B, C, D, Clock 1 or 2	V _{CC} = MAX,	V ₁ = 5.5 V					0.1	mA
	Mode control							0.2	
Iн	Serial, A, B, C, D, Clock 1 or 2	V _{CC} = MAX,	V ₁ = 2.4 V					10	μ Α .
	Mode control							20	l l
ЦĽ	Serial, A, B, C, D, Clock 1 or 2	V _{CC} = MAX,	V _H = 0.3 V					0.18	mA
	Mode control							- 0.36	l l
	I _{OS} §	V _{CC} = MAX				- 3		15	mA
	¹ CC	V _{CC} = MAX,	See Note 4				3.8	9	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
fmax					3	5		MHz
^t PLH	Any	Any	R _L = 4 kΩ	C _L = 50 pF		115	200	ns
^t PHL			See Figure 1			125	200	ns

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time.

NOTE 4: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

TYPES SN54LS95B, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

recommended operating conditions

	St	N54LS9	5B	B SN74LS95B			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			400	μА
Low-level output current, IOL			4			8	mΑ
Clock frequency, f _{clock}	0		25	0		25	MHz
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, t _{su} (see Figure 1)	20			20			ns
Hold time, high-level or low-level data, th (see Figure 1)	20			10			ns
Time to enable clock 1, tenable 1 (see Figure 2)	20			20			ns
Time to enable clock 2, tenable 2 (see Figure 2)	20			20			ns
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	20			20			ns
Time to inhibit clock 2, tinhibit 2 (see Figure 2)	20			20			ns
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†		SN54LS95B			SN74LS95B			
		TEST CONDITIONS:		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage			2			2	•		v
VIL	Low-level input voltage					0.7			0.8	V
Vik	Input clamp voltage	V _{CC} = MIN,	l₁'= −18 mA			-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA	2.5	3.4		2.7	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
		VIL = VIL max	OL ≈ 8 mA					0.35	0.5	
i,	Input current at maximum input voltage	V _{CC} = MAX,	V1 = 7 V			0.1			0.1	mA
чн	High-level input current	V _{CC} = MAX,	V ₁ ≈ 2.7 V			20			20	μА
IIL	Low-level input current	V _{CC} = MAX,	V _j = 0.4 V			-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current	V _{CC} = MAX,	See Note 4		13	21	Ť .	13	21	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency	C ₁ = 15 pF, R ₁ = 2 kΩ,	25	36		MHz
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		18	27	ns
TPHL Propagation delay time, high-to-low-level output from clock	Ose i iguie i		21	32	ns




[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.


^{\$}Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



- NOTES: A. Input pulses are supplied by a generator having the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, and $Z_{out} \approx 50 \ \Omega$. For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing f_{max}, vary PRR. For '95A, $t_{w(data)} \geqslant 20 \text{ ns}; \quad t_{w(clock)} \geqslant 15 \text{ ns}. \quad \text{For 'L95}, \quad t_{w(data)} \geqslant 150 \text{ ns}; \quad t_{w(clock)} \geqslant 200 \text{ ns}. \quad \text{For 'LS95B}, \quad t_{w(data)} \geqslant 20 \text{ ns}, \quad t_{w(data)$ t_{w(clock)} ≥ 15 ns.

 - B. C_L includes probe and jig capacitance.
 C. C1 (30 pF) is applicable for testing 'L95.
 - D. All diodes are 1N3064 equivalent.
 - E. For '95A, $V_{ref} = 1.5 \text{ V}$; for 'L95 and 'LS95B, $V_{ref} = 1.3 \text{ V}$.

VOLTAGE WAVEFORMS FIGURE 1-SWITCHING TIMES



SERIAL INPUT v_{IL} v_{IH} MODE CONTROL INPUT ^tinhibit 1 tenable 1 CLOCK 1 INPUT v_{1L} ^tinhibit 2 v_{IH}

VIL VOH

VOL

NOTES: A. Input A is at a low level.

CLOCK 2

QA OUTPUT

INPUT

B. For '95A, $V_{ref} = 1.5 \text{ V}$; for 'L95 and 'LS95B, $V_{ref} = 1.3 \text{ V}$.

 V_{ref}

VOLTAGE WAVEFORMS FIGURE 2-CLOCK ENABLE/INHIBIT TIMES