

AS8506C Battery Cell Monitor and Balancer IC

General Description

The AS8506C is a battery management IC dedicated to support cell voltage measurement, monitoring, cell balancing and temperature measurement functions in Li-Ion battery stacks for industrial/consumer/PV battery applications.

Ambient temperature range is from -40°C to +85°C.

It features cell voltage diagnosis with externally adjustable upper and lower cell voltage limits, fast cell voltage capture on request through 12-bit SAR ADC, passive cell balancing by simultaneous comparison of actual cell voltages with a reference cell voltage and temperature measurement on two external NTC sensors through 12-bit ADC.

Cells that are above reference will sequentially be discharged through integrated switches and one external resistor.

There is also an active balancing option AS8506C A through factory setting to sequentially charge cells which are below reference from an external DC-DC Flyback converter and an integrated low side driver.

The device can be used flexibly for battery stacks up to 7 cells with a minimum stack voltage of 6V and a maximum stack voltage of 32V.

It can be chained to support battery packs of virtually any number of cells in synchronized mode through chained clock and trigger signal.

The status of the battery stack is communicated to outside world through OR'd voltage ok signal and balance ready signal.

[Ordering Information](#page-87-0) and [Content Guide](#page-92-0) appear at end of datasheet.

Key Benefits & Features

The benefits and features of AS8506C, Battery Cell Monitor and Balancer IC are listed below:

Figure 1: Added Value of using AS8506C

Applications

The applications of AS8506C include:

- The AS8506C is ideal for simultaneous cell monitoring and cell balancing in stacked energy storage systems. Current levels in the 100 mA range enables to compensate accumulative SOC mismatch over the entire cell pack.
- Typical applications are
	- Li-Ion batteries up to 200 cells,
	- Energy storage systems to buffer energy from PV panels or for emergency power supplies,
	- Battery management for e-scooters and e-bikes,

Block Diagram

The functional blocks of this device for reference are shown below:

Pin Assignment

Figure 3: Pin Diagram of AS8506C

Figure 4: Pin Description

am

amin

Absolute Maximum Ratings

Stresses beyond those listed under [Absolute Maximum Ratings](#page-7-0) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under [Operating](#page-9-0) [Conditions](#page-9-0) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5: Absolute Maximum Ratings

am

Note(s) and/or Footnote(s):

1. Human body model: $R = 1.5k\Omega$; C = 100pF.

2. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices".

Typical Operating Characteristics

All defined tolerances for external components in this specification need to be assured over the whole operation conditions range and also over lifetime.

Figure 6: Operating Conditions

Electrical Characteristics

Device Level Specifications

 -40° C < Tj < 115°C.

Figure 7: Device Level Specifications

Low Dropout Regulator (5V Output LDO)

-40°C $<$ T_J $<$ 115°C; all voltages are with respect to ground (GND); positive current flows into the pin, NORMAL operating mode, if not otherwise mentioned. The LDO block is a linear voltage regulator, which provides a regulated 5V.

Figure 8: LDO Parameters

Note(s) and/or Footnote(s):

1. In NORMAL mode, maximum load current will be 50mA. After internal thermal shutdown, current limit is 20mA.

2. The LDO is disabled in SLEEP mode.

High-precision Bandgap Reference

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 9: Bandgap Reference Parameters

Note(s) and/or Footnote(s):

1. This bandgap output is the reference for the V5V (LDO) regulator.

Digital to Analog Converter

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 10: Digital to Analog Converter

Analog to Digital Converter

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 11: Analog to Digital Converter

Symbol	Parameter	Min	Typ	Max	Unit	Note
V _{SUP}	Input supply voltage	4.75	5	5.25	V	LDO output as supply
V _{INREF}	Input reference voltage	4.485	4.5	4.515	\vee	After absolute trim at 0 hours, specification does not include solder stress/board stress effects
D_{OUT}	Resolution		12		bits	
T _{MEAS_ADC}	Measurement time per channel		1.4		ms	
ADC _{INI}	INL		±4		LSB	No production test.
ADC_{DNL}	DNL		±2		LSB	No production test.

Pre-Regulator

This Pre_reg is an internal regulator which provides supply to digital and a few analog blocks..

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 12: Pre-reg Parameters

PWM Driver

 $40°C < T_J < 115°C$; all voltages are with respect to ground (GND).

Figure 13: PWM Driver

PWM Oscillator

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 14: PWM Oscillator

Oscillator for Digital Circuit

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 15: Oscillator for Digital Circuit

External Temperature Thresholds

-40°C $<$ T $_{\rm J}$ $<$ 115°C; all voltages are with respect to ground (GND).

Figure 16: External Temperature Thresholds

Ron of the Shuttle Switches (Internal Switch for Charging/Discharging)

-40°C < T_J < 115°C.

Figure 17: Ron of the Shuttle Switches

Over-Temperature Measurement

Figure 18: OTM Parameters

Weak Cell Detection (Voltage Comparator)

Figure 19: Weak Cell Detection

Power on Voltage Detection

Figure 20: Power on Voltage Detection

Electrical Characteristics for Digital Inputs and Outputs

All pull-up, pull-downs have been implemented with active devices.

Figure 21: Digital Inputs and Outputs

amin

am

Note(s) and/or Footnote(s):

1. Test limits for Iih and Iil are 1.0uA and -1.0uA for input pads.

Detailed Description

The device consists of the following blocks:

- PWM driver
- LDO_5V with 5V / 50mA output
- Temperature monitor block
- High precision bandgap reference
- DAC for the reference voltage generation
- SAR ADC for cell voltage and external temperature measurement
- Oscillators for PWM drive and for the digital logic
- Pre-Regulator
- SC Comparator
- Weak cell detection logic
- PORs on different supplies

Voltage Regulator (LDO_5V)

Power input to the LDO is [VSUP](#page-6-0) pin. It is switched ON when the device is in NORMAL mode and switched OFF in SLEEP mode. The LDO takes the input from Bandgap and scales it up to the required voltage. It starts charging only after entering NORMAL mode. This LDO is the supply for DAC, the PWM driver and Cell voltage comparators.It's additional features are as follows:

- Stability is better than ±2.5% over input range.
- Load current up to 50mA.

High Precision Bandgap (HPBG)

AS8506C has a high precision bandgap to generate accurate reference. This reference voltage is used to generate reference for DAC and ADC.

HPBG is trimmed with respect to temperature. Variation of the bandgap with temperature is ±4mV in the temperature range from -40ºC to 115ºC.

External Temperature Monitor and Measurement

Two sensor inputs [TEMP_IN1](#page-5-11) and [TEMP_IN2](#page-5-12) with a comparator on each pin, are available. If the temperature sensor connected to [TEMP_IN1](#page-5-11) crosses its threshold, then a warning flag is set in the device (status can be read through SPI) and the device will continue balancing.

If the temperature sensor connected to [TEMP_IN2](#page-5-12) crosses its threshold, then a flag is set in the device and balancing is stopped; but the device continues to stay in NORMAL mode for maintaining synchronism. In both the cases, the microcontroller will be interrupted by a pulse on [CVT_NOK_OUT](#page-4-15) pin.

AS8506C − Detailed Description

I O O ME

In case the external temperature sensors are not being used, then both the inputs must be connected to [GND](#page-4-2) pin through 1k resistor. In the measurement phase, external temperature is measured through the SAR ADC. Both channels of temperature will be measured and stored in [temp_in1_lsb_reg](#page-62-0) to [temp_in2_msb_reg](#page-63-0).

Internal Temperature Monitor

The internal temperature monitor has two thresholds at T_{iwan} 125°C and T_{ishut} 135°C. If the internal temperature exceeds 125ºC, then a warning flag is set in the device (status can be read through SPI) and the device will continue balancing.

If the internal temperature exceeds 135ºC, then a flag is set in the device and balancing is stopped; but the device continues to stay in NORMAL mode for maintaining synchronism. In both the cases, the microcontroller will be interrupted by a pulse on [CVT_NOK_OUT](#page-4-15) pin. The balance recovery temperature is 115°C.

PWM Generator

In the Balance phase of the AS8506C, based on the decision made during the Compare phase, some part of the cell is charged with the Flyback converter. To drive the external Flyback converter, AS8506C generates a PWM signal to drive external FET or Optocoupler or Isolation device.

The frequency and of the PWM generator can be controlled by [timer_cntl_reg](#page-67-0) register.

PWM frequency is not used for the passive balancing.

RC Oscillator

The AS8506C has a trimable RC oscillator. It is designed to generate f_{osc-dig} clock for the digital circuit and for the clocking of the IC. Each oscillator will be trimmed with the process to get the accuracy to $f_{\text{osc-accv}}$ with 5-bit OTP Factory trim code.

DAC for the Reference Generation

AS8506C has a 12-bit DAC to generate the cell reference voltage, cell threshold low and high voltage. The DAC code is written into AS8506C with SPI interface from microcontroller. The output of the DAC is given to one of the inputs of the comparators, to compare the cell voltages synchronously. Reference for the DAC is 4.5V, which is internally generated and is available as reference for temperature inputs on REF_T.

SAR ADC

AS8506C has a 12-bit SAR ADC to measure the cell voltage and external temperature. The SAR ADC uses the 12-bit DAC to generate the digital code. The SAR ADC range is 1.8V to 4.5V for cell voltage measurement and 0.2V to 4.5V for the temperature measurement.

Cell voltage and temperature is measured in the short trigger phase. After the trigger goes 'high', compare phase starts and then all the cell voltages and external temperature are measured and stored in the digital registers.

Pre-Regulator

AS8506C has an internal pre-regulator, which generates supply voltages for the internal blocks. Pre-Regulator output is used as a supply for the oscillators. All the digital logic and the FSM will work on the pre-regulator supply.

In SLEEP mode only the pre-regulator will be working along with the [WAKE_IN](#page-5-3) detect circuit.

Cell Threshold

AS8506C has the potential to set the two threshold levels to the cell voltage through pins [CELL_THU](#page-5-9) and [CELL_THL.](#page-5-10) These values can be set externally, (or) through OTP trim bits, (or) from the external microcontroller by writing DAC code into the cell threshold registers in the register space.

Weak Cell Detection

AS8506C has the ability to detect the weak cell. During load conditions, if the cell reaches voltage of about 0.1V to -0.2V, then this variation is detected and stored in the zero cross detection register. This event is indicated to the master device by a pulse on CVT_NOK_OUT pin in Compare and Balance phase. The master device indicates the microcontroller by setting [CVT_NOK_OUT](#page-4-15) 'high'. In WAIT mode only this will be stored in the register; there won't be any [CVT_NOK_OUT](#page-4-15) to µC. The register is cleared on µC reading.

External Resister Divider Control

AS8506C has the provision to enable the external divider to give the desired cell voltage to the at [VREF_IN](#page-4-3) pin. External resister divider can be connected between [VREF_H](#page-6-2) pin to ground. Typical internal ON resistance of the VREF_H switch is 30Ω.Calculate the external resister divider values such that the output of the divider will provide the desired reference value. When comparison is not happening, this divider can be disabled using SPI. PORs on Different Supplies

AS8506C has power-on-reset blocks on [VSUP](#page-6-0), [V5V](#page-5-14)and [V5V_IN](#page-5-15) supply pins. The values for POR and Reset thresholds are given in [Figure 20.](#page-18-0)

AS8506C System Operation

The AS8506C battery stack system can be set up by configuring one AS8506C device as 'Master' and the rest as 'Slave' devices. The AS8506C Master device is connected to the microcontroller, and the Slave devices are connected to Master through a daisy-chain of 3-wire customized SPI protocol. The microcontroller can communicate to the Slave devices through the Master. On power-up of the system, the microcontroller must assign an address to all AS8506C devices including the Master. The microcontroller can assign the address to AS8506C devices by initiating the address allocation process, by writing a top most Slave device address into dadd for allc reg register of Master and then writing '07' data into [spi3_cmd_reg](#page-71-0). Once the address allocation process is successful, the microcontroller can start the cell balancing. If cell balancing or check status command is not triggered by the microcontroller, after WAIT mode timeout period all devices enter into SLEEP mode.

The complete system communication procedure is explained below.

- The microcontroller gives wake pulse on WAKE IN to bring the Master and Slaves in NORMAL mode.
- After the wake-up time period, the microcontroller (uC) sends the reference voltage digital code to the Master device through a 4-wire SPI.
- After receiving the digital reference code from µC, the Master device initiates a 3-wire custom SPI operation to send the digital reference code to the Slave devices.
- The microcontroller waits for the 3-wire SPI operation time period. After the 3-wire SPI time period, it initiates the cell balancing through [TRIG_IN.](#page-4-1) The balancing will continue as long as TRIG IN is 'High'.
- The microcontroller can change the reference value at any time by making [TRIG_IN](#page-4-1) 'Low' and initiating a 4-wire SPI with new value of reference code. From here on, the procedure is same as from point 3.
- The balance done is indicated on [BD_OUT](#page-4-16) pin.
- The failure in the 3-wire SPI operation is indicated on [CVT_NOK_OUT](#page-4-15) pin.

Figure 23:

Functional Diagram of AS8506C

Functional State Diagram

Operating Modes

The AS8506C has two main operating modes NORMAL and SLEEP, and has two transition modes WAIT and WAKE. The transition modes are intermediate modes for switching from SLEEP to NORMAL and vice versa. The detailed operation of each mode is explained in subsequent sections. The initialization phase is explained in [Initialization Sequence.](#page-36-0)

NORMAL Mode

The device enters into NORMAL from WAKE when it receives a short or long trigger. The NORMAL mode is a full functional mode, where all the power supply and analog blocks are in ON-state and the digital is fully functional.

The NORMAL mode has two phases of operation:

- Diagnosis phase
- Compare and Balance phase

Diagnosis Phase

In Diagnosis phase AS8506C detects the number of cells connected to the device. The connected cell voltages are then compared with upper & lower thresholds and target cell voltage of all cells connected. Upper and lower cell voltage thresholds as well as target cell voltages are provided from external in analog or digital format. The Diagnosis phase sequence of operation is explained below.

- Detects number of cells connected to the device by comparing each cell terminals to cell detect threshold voltage.
- Simultaneously compares each connected cell voltage with set lower operating voltage threshold Vlimit L. If any of the cell voltages is less than the set lower operating threshold, then an indication is given on [CVT_NOK_OUT](#page-4-15) pin stating that one/more cell voltages are not within the operating voltage threshold range. Each cell status is stored in [cel_low_thsld_stat_reg](#page-54-0) register.
- Simultaneously compares each connected cell voltage with set higher operating voltage threshold Vlimit H. If any of the cell voltages is greater than the set higher operating threshold, then an indication is given on [CVT_NOK_OUT](#page-4-15) pin stating that one/more cell voltages are not within the operating voltage threshold range. Each cell status is stored in [cel_high_thsld_stat_reg](#page-55-0) register.
- Simultaneously compares each connected cell voltage with reference value. This result is stored in [cel_ref_stat_reg](#page-56-0) register and used in balance phase. Cell reference can be provided by microcontroller by writing into register or by providing input at external pin [VREF_IN.](#page-4-3)
- Enables the SAR ADC and measures each cell voltage and two temperature inputs sequentially. The 12 bits cell voltage and temperature inputs information is stored in respective registers.

At the end of the Diagnosis phase, if trigger signal is 'High' then it enters into Balance phase. If trigger signal is 'Low' it enters into WAIT mode.

The Diagnosis phase without the cell voltage and temperature measurement with SAR ADC is called **Compare phase**.

Compare and Balance Phase

The Balance phase is basically a charging cycle in case of active balancing and a discharging cycle in case of passive balancing. The Balance phase is divided into 7 time slots. The device will move through all 7 time slots irrespective of number of cells connected to the device. This is done to keep synchronization between each module in case of battery stack system. One time slot is assigned to each cell (sequential order) for charging or discharging. The period of time slots is programmable (see [Status Registers](#page-52-0)).

In each time slot, following operations are done.

- Check CVT_NOK flag status. If CVT_NOK flag is set, then no operation is done till time slot is over. If CVT_NOK flag is not set, then move to the next step.
- Based on Diagnosis phase results, shuttle switch corresponding to current time slot cell is switched ON for charging that cell in case of active balancing, and discharging in case of passive balancing.
- The PWM generator is enabled and PWM driver start driving the Flyback converter FET (external component) in case of active balancing. The PWM frequency and duty cycles are factory programmable and also register controllable. In case of stack system, the bottom module PWM driver is enabled when there is a request of charging or discharging from top module on [FD_OUT](#page-4-0) pin.
- At the end of the current time slot, stop the PWM generator and then open the corresponding shuttle switches. The device moves to the next time slot.

In the Balance phase, at any point, if the trigger input goes 'Low', then the device suspends balancing operation and enters into WAIT mode.

An example of Compare and Balance (active balance) phase sequence with respect to time is given in [Figure 25.](#page-31-0) In this example it is assumed that only 6 cells are connected to AS8506C and comparators' outputs at Diagnosis phase is "**010010X**";

Where:

'0' indicates respective cell voltage is less than target voltage and needs charging.

'1' indicates respective cell voltage is more than target voltage and charging is not needed.

'X' indicates no cell is connected to respective comparator and output is neglected.

Olinlin

Figure 25:

Diagnosis and Compare and Balance Phase with Time Sequence for AS8506C

Sleep Mode

This is the least power consumption mode of AS8506C. In this mode only pre-reg is ON, rest all analog blocks are OFF and digital clock is disabled. Only a digital wake detection circuit is active. The device enters into this mode when there is no trigger from microcontroller for time greater than WAIT mode timeout period.

Wait Mode

This mode is a transition mode, where the device waits for command on [TRIG_IN](#page-4-1) pin either from microcontroller, (or) from below module in case of stack system. The device will be in this state for T_{WMODE} TOUT period. After the timeout, the device enters into SLEEP mode. In the WAIT period all power blocks are ON, all analog blocks are ON and digital is also functional. In this mode, power consumption is lesser than NORMAL mode because there are no charge balancing activities being carried out.

Wake Mode

This is also a transition mode, where the device does initialization after exiting SLEEP mode. In the SLEEP mode if AS8506C receives a wake pulse of width T_{WAKF} , the device enters into WAKE mode. In the WAKE mode device enables the V5V LDO and waits for V5V_por_n signal. Once V5V_por_n signal becomes 'High', the device enters into WAIT mode.

Wake-up Event

The AS8506C device comes out of SLEEP mode by a wake pulse on the [WAKE_IN](#page-5-3) pin. To avoid false wake by noises on the [WAKE_IN,](#page-5-3) the wake signal (Low pulse) is taken through a low-pass filter from [WAKE_IN](#page-5-3) pin. When a pulse of width T_{wake pulse} is given on the [WAKE_IN](#page-5-3) by the microcontroller, the device wakes up and enters into WAKE mode. The low-pass filter discards all signals having width less than T_{filter_min} and allows all signals with width greater than $T_{filter\ max}$. The filter is uncertain in $T_{uncertain}$ region. The negative edge which is passing through the filter will wake the device from SLEEP mode. In chain of AS8506C devices, to propagate the negative edge the microcontroller has to give minimum low pulse of width $T_{\text{wake_pulse}}$. Before entering into SLEEP mode the wake pin must be 'High'.

Trigger Event

The AS8506C device enters into NORMAL mode only when a valid command is present on the TRIG IN pin. There are two commands in the device.

- Diagnosis command
- Cell balance command

When a high pulse of width $T_{\text{diag_cmd}}$ as shown in [Figure 27,](#page-34-0) is given on TRIG IN pin, the device performs the following operations.

- Compares all connected cell voltages with the set lower operating voltage threshold, and if any of the cell voltage is less than lower threshold, then sets a corresponding flag in the [cel_low_thsld_stat_reg](#page-54-0) register. This is indicated by high pulse on [CVT_NOK_OUT](#page-4-15) pin.
- Compares all connected cell voltages with the set higher operating voltage threshold, and if any of the cell voltage is more than higher threshold, then sets a corresponding flag in the [cel_high_thsld_stat_reg](#page-55-0) register. This is indicated by high pulse on [CVT_NOK_OUT](#page-4-15) pin.
- Sets a corresponding flag in the [temp_stat_reg](#page-57-0) register if ambient temperature or internal chip temperature is higher than respective thresholds. This is indicated by high pulse on [CVT_NOK_OUT](#page-4-15) pin.
- It will enable SAR ADC and starts measuring each cell voltage, and then measures temperature channel measurement. The 12 bits digital value will be stored in corresponding registers.

Thus, on diagnosis command the device gives the cell operating voltage, ambient temperature and internal temperature status with respect to its safe operating range.

When the [TRIG_IN](#page-4-1) pin is 'High' for longer than the status command, the device enters into Balance phase. Depending upon cell voltage status, the device starts balancing the cell voltages. The cell voltage balancing is continued till the high voltage on the [TRIG_IN](#page-4-1) pin. As soon as [TRIG_IN](#page-4-1) goes 'Low', the device stops balancing and enters into WAIT mode. Thus, the microcontroller has full control over the balancing time and stop balancing whenever required.

Figure 27: TRIG_IN Command Signaling

Balancing Algorithm

Figure 28: Cell Balancing Algorithm

Initialization Sequence

The power-up initialization sequence diagram for AS8506C is shown in [Figure 29](#page-37-0).

- When the power supply is switched ON, initially VSUP POR output Vsup por n is 'Low'; hence all the digital logic will be in reset state.
- Once the VSUP crosses the Vsup_por_th, the VSUP POR output becomes 'High' enabling the oscillator and high-precision bandgap (HPBG) block.
- The digital block is now operational. It will now enable the V5V LDO and waits for V5V_por_n high signal from the V5V POR block.
- Once the V5V crosses V5V_por_th, the V5V_por_n will be 'High'. The OTP auto load command is generated by 'High' on otp_por_n signal. Now the device waits for $T_{\text{auto load}}$ period for OTP contents to load into digital local registers.
- After the OTP contents are loaded into digital local registers, the device power-up sequence is completed. The device enters into SLEEP mode. In SLEEP mode, the LDO, oscillator and HPBG are disabled.
- The wake-up circuit monitors the [WAKE_IN](#page-5-0) pin for wake-up pulse. When a wake-up pulse is received, the oscillator and HPBG block are enabled and device enters into WAKE mode. In the WAKE mode, the device enables V5V LDO and waits for V5V_por_n high signal.
- Once the V5V crosses V5V_por_th, the V5V_por_n will be 'High' and the device enters into WAIT mode. In WAIT mode the device waits for trigger pulse on TRIG IN pin from microcontroller. In this state, if a short or long pulse trigger signal is received on [TRIG_IN](#page-4-0) within Twmode_tout period, the AS8506C enters into NORMAL mode and performs required operations based on trigger pulse.

am

Figure 29:

Device Interface

A 4-wire SPI is used to communicate with the device. Pins **CS**, **SCLK**, **SDI**, and **SDO** are used for SPI interface.

Serial Peripheral Interface

The Serial Peripheral Interface (SPI) provides the communication link with the microcontroller. The SPI is configured for half-duplex data transfer. The SPI in AS8506C provides access to the status registers, control registers and test registers. The SPI is also used to enter into test and OTP modes. This interface is only Slave interface and only Master can initiate the SPI operation. The SPI also supports block data transfer where sequential register data can be accessed with single SPI command.

The SPI can work on both the clock polarities. The polarity of the clock is dependent on the value of SCLK at the falling edge of CS.

At the falling edge of CS,

- If SCLK is "1", then the SPI is negative edge triggered.
- If the SCLK is "0", then SPI is positive edge triggered logic. see [Figure 30](#page-38-0) for more details.

Figure 30: SPI Clock Polarity Table

The SPI protocol frame is divided into two fields.

- The header field
- The data field

The header field is 1 byte long; containing a read/write command bit, 1 reserved bit, and 6 address bits. The SPI frame format is shown in [Figure 31](#page-39-0). In the data phase MSB is sent first and LSB is sent last.

SPI Write Operation

The SPI write operation begins with clock polarity selection at negative edge of CS (see [Figure 30](#page-38-0)). Once the clock polarity is selected, the SPI write command is given by providing '0' in R/W bit of the header field in first sampling edge at [SDI](#page-5-1) pin. The next bit in header field is reserved and set to '0'. The 6 bits address of register to be written is provided at [SDI](#page-5-1) pin in next six consecutive sampling edges of SCLK. The data to be written is followed by last bit of header field. With each sampling edge a bit is sampled starting from MSB to LSB. During complete SPI write operation the SCSN has to be 'Low'. The SPI write operation ends with positive edge of SCSN. The waveform for SPI write operation with single data byte is shown in [Figure 32](#page-40-0) and [Figure 33](#page-40-1).

Figure 32: SPI Write Operation with Negative Clock Polarity and 1 Byte of Data Field

Figure 33:

SPI Write Operation with Positive Clock Polarity and 1 Byte of Data Field

In case of SPI block write operation, first data byte is written into addressed register same as single byte write operation. After first data byte, Master can send next data byte by keeping CS 'Low' and giving clock on SCLK as per polarity selection. At the end of every eighth data bit, the byte is written into next consecutive address location (internally address is incremented by one location). In this way, Master can continue writing into consecutive address locations. The waveform is shown in [Figure 34](#page-41-0).

Figure 34: SPI Block Write Operation with Negative Clock Polarity

SPI Read Operation

The SPI read operation also begins with clock polarity selection at negative edge of SCSN (see [Figure 30\)](#page-38-0). Once the clock polarity is selected, the SPI read command is given by providing '1' in R/W bit of the header field in first sampling edge at [SDI](#page-5-1) pin. The next bit in header fields is reserved and set to '0'. The 6 bits address of register to be read is provided at [SDI](#page-5-1) pin in next six consecutive sampling edges of SCLK. The read data is followed by last bit of header field on [SDO](#page-5-2) pin. With each sampling edge a bit can be read on [SDO](#page-5-2) pin starting from MSB to LSB. In case of multi-data bytes, MSB of next data byte can be read after the LSB of previous data byte. During complete SPI read operation the SCSN has to be 'Low'. The SPI read operation ends with positive edge of SCSN. The wave form for SPI read operation with single data byte is shown in [Figure 35](#page-41-1) and [Figure 36](#page-42-0).

Figure 35: SPI Read Operation with Negative Clock Polarity and 1 Byte of Data Field

Figure 36: SPI Read Operation with Positive Clock Polarity and 1 Byte of Data Field

> In case of SPI block read operation, first data byte is read from addressed register same as single byte read operation. After first data byte read, Master can read next consecutive addressed data by keeping CS 'Low' and giving clock on SCLK as per clock polarity selection. At the end of every eighth data bit, the address pointer is incremented to next consecutive address location. In this way Master can continue reading from consecutive register address locations. The waveform is shown in [Figure 37.](#page-42-1)

amu

Address Allocation Process

During the system configuration the microcontroller has to initiate the address allocation process for the AS8506C master and the stacked slave devices.

This process is started by writing the number of stacked IC's into address 0x1A (master register [dadd_for_allc_reg\)](#page-65-0) through the 4 wire SPI. After that the microcontroller needs to initiate the auto address allocation process by writing the datum 0x07 to master address 0x28 (register [spi3_cmd_reg](#page-71-0)).

After the successful SPI3 address allocation write operation, all AS8506C devices including master will store their allocated device addresses as their address.

The device address "000000" is reserved as broadcast address seen by all devices.

The address allocation process is explained for 6 AS8506C devices (including master) in [Figure 38.](#page-44-0)

amin

Figure 38: Address Allocation Process

 \mathbf{r}

IOO IT

In the address allocation process, the

[CVT_NOK_IN](#page-5-3)/[CVT_NOK_OUT](#page-4-1) pins of AS8506C are used. After the successful SPI3 address allocation write operation, all AS8506C devices including Master will store the top device address (sent by Master in SPI3 address allocation write) as its address. The top device identifies itself as top most device and registers the address as its final address and at first rising edge of clock all devices force 'High' on its [CVT_NOK_OUT](#page-4-1) pin. The concept of address allocation is: after the STOP of SPI3, at every falling edge of the clock each device will sample its [CVT_NOK_IN](#page-5-3) pin. If [CVT_NOK_IN](#page-5-3) pin is 'High', the device will decrement the assigned address by '1' and continue to force 'High' on its [CVT_NOK_OUT](#page-4-1) pin at rising edge of clock. If [CVT_NOK_IN](#page-5-3) is sampled to be 'Low', then the address value at register will be stored as its final device address and it stops forcing 'High' on its [CVT_NOK_OUT](#page-4-1) pin and makes it 'Low' at next rising edge of clock.

In [Figure 38](#page-44-0), top most device pins are suffixed with '6' down to lower most device (Master) pins suffixed with '1' in descending order. There is no device above topmost device, CVT_NOK_IN6 is always 'Low'; therefore the address sent by Master is final address for the top device. For the fifth device the CVT_NOK_IN5 is 'Low' for one clock cycle, the address is decremented once. For the fourth device CVT_NOK_IN4 is 'Low' for two clock cycles, the address is decremented twice before registering it as final address. This procedure is continued and finally the Master device CVT_ONK_IN1 is 'Low' for 5 clock cycles, the address is decremented five times and finally address register will have value of "000001" as its final address. The microcontroller can identify the end of address allocation procedure in two ways:

- One way is by probing CVT_NOK_OUT of Master after initiating address allocation process for a pulse.
- The other method is by polling bit0 of [spi3_cmd_reg](#page-71-0) register for '0' (Low) and no CRC errors.

During SPI3 address allocation write operation, if a CRC error occurs in the any of the Slaves, the Master indicates this failure of SPI3 transaction to all Slaves by driving TST bit 'High'. All Slaves should terminate the address allocation process if a 'High' TST bit is seen during start address allocation process SPI3 write operation. The Master will indicate the failure of address allocation process to µC by asserting a flag in the [spi3_sts_reg](#page-64-0) register and sending interrupt pulse on its [CVT_NOK_OUT](#page-4-1) pin.

Communication to Slaves

There are two modes of communication between the Master and Slaves in the AS8506C stack system:

- Broadcast Communication
- Communication with Individual Slave

Broadcast Communication

The Broadcast of communication is used to send the reference, lower, upper threshold limit codes and timer control register values for all the slaves.

Reference and thresholds can be set by one of the two methods:

- Through the external pins
- Through the Internal DAC

In case of the stacked system, reference and thresholds can be set by writing DAC values though broadcast SPI command.

Write the corresponding data in the registers of timer cntl reg, [ref_dcod_lsb_reg](#page-67-1)/[ref_dcod_msb_reg,](#page-68-0) [hlmt_dcod_lsb_reg](#page-68-1)/[hlmt_dcod_msb_reg](#page-68-2) and

[llmt_dcod_lsb_reg/](#page-68-3)[llmt_dcod_msb_reg](#page-69-0) and command in the Command Registers [spi3_cmd_reg](#page-71-0) and [spop_dadd_bcmd_reg](#page-69-1). Example:

To write DAC code of 0x0666 in the lower threshold register of all the devices, initiate a broadcast command as given in the below sequence.

Figure 39: Threshold Setting through Broadcast Command to Slaves

Each broadcast write operation takes 35 clock cycles of the communication frequency. The default communication frequency is 5KHz.

Broadcast slave register write is also possible other than above registers.

If there any specific register of all the slaves to be written with the same content of Master then this feature is useful.

Write register address in the [spop_reg_add_reg.](#page-70-0)

Example:

To set the external temperature thresholds to 4.15V, initiate a broadcast command as given in the below sequence.

Figure 40:

External Temperature Threshold Setting through Broadcast Command to Slaves

Communication with Individual Slave

Communication with an individual slave is done as SPI write or read.

Write operation.

To perform the write operation to one of the slave device, corresponding data should be written in these registers [spop_dadd_bcmd_reg](#page-69-1), [spop_reg_add_reg](#page-70-0), [wrop_data_reg](#page-70-1) and [spi3_cmd_reg.](#page-71-0)

Example:

To set the external temperature threshold of the slave device address 0x06 to 4.15V, initiate a broadcast command as given in the below sequence.

Figure 41: Write Operation to the Individual Slave

Read operation.

To perform the read operation to one of the slave device, corresponding data should be written in these registers [spop_dadd_bcmd_reg](#page-69-1), [spop_reg_add_reg](#page-70-0) and [spi3_cmd_reg](#page-71-0).

Data from the slave device will be written in the register [rdop_data_reg.](#page-71-1)

Example:

To read the temperature status register of the slave device address 0x06, initiate a broadcast command as given in the below sequence.

Figure 42:

Read Operation to the Individual Slave

SPI Timing Diagrams

Figure 43: Timing Diagram for Write Operation

Figure 44: Timing Diagram for Read Operation

SPI Protocol

Figure 45: SPI Timing Parameters

System Timings

Figure 46: System Timings

Register Space Description

The AS8506C register space is divided into control registers and test registers. All of these registers are accessed through SPI.

Status Registers

Figure 47: Cell Detection Status Register

amir

Figure 48: Diagnostic Status Register

Note(s) and/or Footnote(s):

1. This bit is only valid if all 7 cells are connected. If the cells connected are less than 7, use the [cel_low_thsld_stat_reg](#page-54-0) (0x02) to detect a low threshold crossing.

2. This bit is only valid if all 7 cells are connected. If the cells connected are less than 7, use the [cel_high_thsld_stat_reg](#page-55-0) (0x03) to detect a high threshold crossing.

Figure 49: Cell Lower Threshold Status Register

am

Figure 50: Cell Higher Threshold Status Register

amin

Figure 51: Cell Reference Status Register

Figure 52: Temperature Status Register

amin

Figure 53: Zero Cross Status Register

Figure 54: Cell1 Voltage LSB Register

Figure 55: Cell1 Voltage MSB Register

Figure 56: Cell2 Voltage LSB Register

Figure 57: Cell2 Voltage MSB Register

Figure 58: Cell3 Voltage LSB Register

Figure 59: Cell3 Voltage MSB Register

Figure 60: Cell4 Voltage LSB Register

Figure 61: Cell4 Voltage MSB Register

Figure 62: Cell5 Voltage LSB Register

Figure 63: Cell5 Voltage MSB Register

Figure 64: Cell6 Voltage LSB Register

Figure 65: Cell6 Voltage MSB Register

Figure 66: Cell7 Voltage LSB Register

Figure 67: Cell7 Voltage MSB Register

Figure 68: Temperature Input1 LSB Register

Figure 69:

Temperature Input1 MSB Register

Figure 70:

Temperature Input2 LSB Register

Figure 71:

amin

Figure 72: SPI3 Status Register

Configuration and 3-Wire SPI Interface Related Registers

Figure 73:

Device Address for Address Allocation Register

Figure 74: Allocated Device Address Register

Figure 75:

Device Configuration Setting Register

am

Figure 76:

Temperature Threshold Setting Register

Figure 77: Timer Control Register

Figure 78: Reference DAC Code LSB Register

Figure 79: Reference DAC Code MSB Register

Figure 80:

Higher Limit DAC Code LSB Register

Figure 81:

Higher Limit DAC Code MSB Register

Figure 82: Lower Limit DAC Code LSB Register

Figure 83:

Figure 84:

Device Address and Broadcast Command SPI Operation Register

am

Figure 85: SPI Operation Register Address Register

Figure 86:

SPI Write Operation Data Register

Figure 87: SPI3 Command Register

Figure 88: SPI Read Operation Data Register

amin

Figure 89: Feature Selection Register 1

Figure 90: Feature Selection Register 2

Note(s) and/or Footnote(s):

1. Registers from address 0x2C to 0x2F are 'Reserved'.

OTP Reflection Registers

Figure 91: OTP Reflection Register 1

Figure 92: OTP Reflection Register 2

Figure 93: OTP Reflection Register 3

Figure 94:

OTP Reflection Register 4

Figure 95: OTP Reflection Register 5

Figure 96: OTP Reflection Register 6

Figure 97: OTP Reflection Register 7

Figure 98:

OTP Reflection Register 8

Note(s) and/or Footnote(s):

1. Registers from address 0x38 to 0x39 are 'Reserved'.

2. Registers from address 0x3A to 0x4E are OTP and Test registers. These are for factory use.

OMMIT

Application Information

Figure 99: Application Schematic with Single Device

amin

Figure 100: Application Schematic with Single Device Passive Balancing-Option 1

Figure 101: Application Schematic with Single Device Passive Balancing-Option 2

OMNUT

O FALL

Passive balance

Passive balance is to dissipate the energy from the cell with the higher cell voltage to the reference value (average of the stack e.g. max cell voltage in constant voltage charge phase or mean cell voltage as genertaed by resitor divider).

Resistor value should be selected based on the cell chemistry and voltage limits. Maximum current capability of internal shuttle switch is 100mA. Internal resistance of the shuttle switch typically is 5 $Ω$..

Active balance

In the active balance device charge the cells which are lower than the reference voltage. This is a method of charge transfer from the stack to the cell.

Flyback converter is used for this charge transfer. Active balancing mode need to be enabled by factory setting. It is not available for the default ASSP.

Flyback Converter (with external Transformer)

The high-efficiency, high-voltage, DC-DC Flyback converter delivers current of 100mA to the lithium ion cell when the secondary side of the Flyback transformer is connected to the cell terminals. This also gives the isolation between the primary supply and the load cell. The Flyback converter is designed to charge the lithium-ion battery cells during the balancing mode of the IC. It consists of a PWM waveform generator with variable duty cycle and a driver. This driver can drive an external MOSFET, (or) the optocoupler, (or) an isolation device based on the requirement. During the ON-state of the PWM waveform, the primary side of the Flyback transformer conducts and stores the energy. In the other phase the stored energy in the secondary is transferred to the cell which will be connected to the secondary side of the transformer. The converter always works in discontinuous current mode (DCM).

The advantages of this type of control system can be summarized as following:

- High-efficiency even at light load
- Intrinsically stable
- Simplicity

Figure 102: External Components

Figure 103: Application with Opto-Coupler/ Isolation Device

Caution: In the application it's recommended to connect the AS8506C devices stacked first and connect the battery stack from bottom to top in sequence to avoid any possible damage of the system. While removing the battery pack its strictly recommended to remove the battery pack from the top. Removing the battery pack from bottom will damage the system.

cimi i

Figure 104: Application Schematic

Figure 105: Application with Opto-Coupler Device Stackable to Higher Numbers

Caution:: In the application it's recommended to connect the AS8506C devices stacked first and connect the battery stack from bottom to top in sequence to avoid any possible damage of the system. While removing the battery pack its strictly recommended to remove the battery pack from the top. Removing the battery pack from bottom will damage the system.

Package Drawings & Markings

The AS8506C device is available in a 40-pin MLF (6x6) package.

Figure 106: AS8506C Package Drawings and Dimensions

Note(s) and/or Footnote(s):

1. Dimensions and toleranceing conform to ASME Y14.5M. - 1994.

- 2. All dimensions are in millimeters (angles in degrees).
- 3. Bilateral coplanarity zone applies to the exposed pad as well as the terminal.
- 4. Radius on terminal is optional.
- 5. N is the number of terminals.

Figure 107: AS8506C Packaging Code YYWWIZZ

Figure 108: AS8506C A Package Drawings and Dimensions

Note(s) and/or Footnote(s):

1. Dimensions and toleranceing conform to ASME Y14.5M. - 1994.

- 2. All dimensions are in millimeters (angles in degrees).
- 3. Bilateral coplanarity zone applies to the exposed pad as well as the terminal.
- 4. Radius on terminal is optional.
- 5. N is the number of terminals.

Figure 109: AS8506C A Packaging Code YYWWIZZ

Ordering & Contact Information

The devices are available as the standard products shown in Ordering Information.

Figure 110: Ordering Information

Note(s) and/or Footnote(s):

1. For Passive balancing.

2. For Active balancing.

Buy our products or get free samples online at: <www.ams.com/ICdirect>

Technical Support is available at: <www.ams.com/Technical-Support>

Provide feedback about this document at: <www.ams.com/Document-Feedback>

For further information and requests, e-mail us at: ams_sales@ams.com

For sales offices, distributors and representatives, please visit: <www.ams.com/contact>

Headquarters

ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten Austria, Europe

Tel: +43 (0) 3136 500 0 Website: <www.ams.com>

RoHS Compliant & ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

amin

Document Status

Revision Information

Note(s) and/or Footnote(s):

1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

2. Correction of typographical errors is not explicitly mentioned.

- **[1 General Description](#page-0-0)**
- [2 Key Benefits & Features](#page-1-0)
- [2 Applications](#page-1-1)
- [3 Block Diagram](#page-2-0)
- **[4 Pin Assignment](#page-3-0)**
- **[8 Absolute Maximum Ratings](#page-7-0)**
- **[10 Typical Operating Characteristics](#page-9-0)**

[11 Electrical Characteristics](#page-10-0)

- [11 Device Level Specifications](#page-10-1)
- [12 Low Dropout Regulator \(5V Output LDO\)](#page-11-0)
- [13 High-precision Bandgap Reference](#page-12-0)
- [13 Digital to Analog Converter](#page-12-1)
- [14 Analog to Digital Converter](#page-13-0)
- [14 Pre-Regulator](#page-13-1)
- [15 PWM Driver](#page-14-0)
- [16 PWM Oscillator](#page-15-0)
- [16 Oscillator for Digital Circuit](#page-15-1)
- [17 External Temperature Thresholds](#page-16-0)
- [18 Ron of the Shuttle Switches \(Internal Switch for Charg](#page-17-0)ing/Discharging)
- [18 Over-Temperature Measurement](#page-17-1)
- [19 Weak Cell Detection \(Voltage Comparator\)](#page-18-0)
- [19 Power on Voltage Detection](#page-18-1)
- [20 Electrical Characteristics for Digital Inputs and Outputs](#page-19-0)

[23 Detailed Description](#page-22-0)

- [23 Voltage Regulator \(LDO_5V\)](#page-22-1)
- [23 High Precision Bandgap \(HPBG\)](#page-22-2)
- [23 External Temperature Monitor and Measurement](#page-22-3)
- [24 Internal Temperature Monitor](#page-23-0)
- [24 PWM Generator](#page-23-1)
- [24 RC Oscillator](#page-23-2)
- [24 DAC for the Reference Generation](#page-23-3)
- [25 SAR ADC](#page-24-0)
- [25 Pre-Regulator](#page-24-1)
- [25 Cell Threshold](#page-24-2)
- [25 Weak Cell Detection](#page-24-3)
- [25 External Resister Divider Control](#page-24-4)
- 26 PORs on Different Supplies
- [27 AS8506C System Operation](#page-26-0)
- [29 Functional State Diagram](#page-28-0)
- [30 Operating Modes](#page-29-0)
- [30 NORMAL Mode](#page-29-1)
- [30 Diagnosis Phase](#page-29-2)
- [31 Compare and Balance Phase](#page-30-0)
- [32 Sleep Mode](#page-31-0)
- [32 Wait Mode](#page-31-1)
- [32 Wake Mode](#page-31-2)
- [33 Wake-up Event](#page-32-0)
- [34 Trigger Event](#page-33-0)
- [36 Balancing Algorithm](#page-35-0)
- [37 Initialization Sequence](#page-36-0)

GIORNI

- **[39 Device Interface](#page-38-0)**
- [39 Serial Peripheral Interface](#page-38-1)
- [40 SPI Write Operation](#page-39-0)
- [42 SPI Read Operation](#page-41-0)
- [44 Address Allocation Process](#page-43-0)
- [47 Communication to Slaves](#page-46-0)
- [47 Broadcast Communication](#page-46-1)
- [48 Communication with Individual Slave](#page-47-0)
- [48 Write operation.](#page-47-1)
- [49 Read operation.](#page-48-0)
- [50 SPI Timing Diagrams](#page-49-0)
- [51 SPI Protocol](#page-50-0)
- [52 System Timings](#page-51-0)
- [53 Register Space Description](#page-52-0)
- [53 Status Registers](#page-52-1)
- [66 Configuration and 3-Wire SPI Interface](#page-65-0) Related Registers
- [74 OTP Reflection Registers](#page-73-0)
- **[77 Application Information](#page-76-0)**
- [80 Passive balance](#page-79-0)
- [80 Active balance](#page-79-1)
- [80 Flyback Converter \(with external Transformer\)](#page-79-2)
- **[84 Package Drawings & Markings](#page-83-1)**
- **[88 Ordering & Contact Information](#page-87-2)**
- **89 RoHS Compliant & ams Green Statement**
- **90 Copyrights & Disclaimer**
- **91 Document Status**
- **[92 Revision Information](#page-91-0)**