Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

V850E/MS1[™]

32-Bit Single-Chip Microcontrollers

Hardware

 μ PD703100 μ PD703100A μ PD703101 μ PD703101A μ PD703102 μ PD703102A μ PD70F3102 μ PD70F3102A

Document No. U12688EJ6V0UM00 (6th edition)
Date Published July 2002 N CP(K)

© NEC Corporation 1997

Printed in Japan

[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

V850E/MS1, V850E/MS2, and V850 Series are trademarks of NEC Corporation.

Green Hills Software is a trademark of Green Hills Software, Inc.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: μ PD703100, 703100A, 70F3102, 70F3102A The customer must judge the need for license: μ PD703101, 703101A, 703102, 703102A

- The information in this document is current as of June, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application. (Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

• Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

Filiale Italiana

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

• Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

Branch Sweden

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

Major Revisions in This Edition

Page	Description
p.207	Addition of Caution to 7.3.4 Interrupt control register
p.209	Addition of Caution to 7.3.5 In-service priority register (ISPR)
p.212	Modification of 7.3.8 Edge detection function
p.307	Addition of 11.2 (10) AVpp pin
p.307	Addition of 11.2 (11) AVss pin
p.311	Modification of Remark in 11.3 (2) A/D converter mode register 1 (ADM1)
p.317	Modification of Figure 11-3 Select Mode Operation Timing: 1-Buffer Mode (ANI1)
p.318	Modification of Figure 11-4 Select Mode Operation Timing: 4-Buffer Mode (ANI6)
p.319	Modification of Figure 11-5 Scan Mode Operation Timing: 4-Channel Scan (ANI0 to ANI3)
p.332	Modification of 11.7 Operation in External Trigger Mode
p.336	Modification of 11.8.3 (2) IDLE mode, software STOP mode
p.338	Addition of 11.8.6 Re-conversion operation in timer 1 trigger mode and external trigger mode
p.339	Addition of 11.8.7 Supplementary information for A/D conversion time
p.386	Modification of 12.3.10 Port 9
p.402	Modification of 12.3.16 Port X
p.417	Modification of APPENDIX A CAUTIONS
p.445	Addition of APPENDIX E REVISION HISTORY

The mark \star shows major revised points.

INTRODUCTION

Readers

This manual is intended for users who wish to understand the functions of the V850E/MS1 (μ PD703100, 703100A, 703101, 703101A, 703102, 703102A, 70F3102, 70F3102A) to design application systems using the V850E/MS1.

Purpose

This manual is designed to give users an understanding of the hardware functions of the V850E/MS1.

Organization

The V850E/MS1 User's Manual is divided into two parts: hardware (this manual) and architecture (V850E/MS1, V850E/MS2[™] Architecture User's Manual).

Hardware

- Pin functions
- CPU function
- Internal peripheral functions
- Flash memory programming

Architecture

- Data type
- Register set
- Instruction format and instruction set
- · Interrupts and exceptions
- Pipeline operation

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To find out the details of a register whose name is known
 - → Refer to APPENDIX B REGISTER INDEX.
- To find out the details of a function, etc. whose name is known
 - → Refer to APPENDIX D INDEX.
- To understand the details of an instruction function
 - → Refer to the V850E/MS1, V850E/MS2 Architecture User's Manual.
- To understand the overall functions of the V850E/MS1
 - \rightarrow Read this manual in the order of the **CONTENTS**.

Conventions Data significance: Higher digits on the left and lower digits on the right

Active low representation: \overline{xxx} (overscore over pin or signal name)

Memory map address: Higher address on the top and lower address on the bottom

Note: Footnote for item marked with **Note** in the text

Caution: Information requiring particular attention

Remark: Supplementary information

Numerical representation: Binary ... xxxx or xxxxB

Decimal ... xxxx

Hexadecimal ... xxxxH

Prefix indicating power of 2

(address space, memory K (kilo) ... $2^{10} = 1,024$

capacity): $M \text{ (mega) } ... \text{ } 2^{20} = 1,024^2$

G (giga) ... $2^{30} = 1,024^3$

Data type: Word ... 32 bits

Halfword ... 16 bits

Byte ... 8 bits

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to devices

Document Name	Document No.
μPD703100-33, 703100-40, 703101-33, 703102-33 Data Sheet	U13995E
μPD703100A-33, 703100A-40, 703101A-33, 703102A-33 Data Sheet	U14168E
μPD70F3102-33 Data Sheet	U13844E
μPD70F3102A-33 Data Sheet	U13845E
V850E/MS1 Hardware User's Manual	This manual
V850E/MS1, V850E/MS2 Architecture User's Manual	U12197E
V850E/MS1 Hardware Application Note	U14214E

Documents related to development tools (user's manuals)

Document Na	Document No.		
IE-703102-MC (In-Circuit Emulator)	IE-703102-MC (In-Circuit Emulator)		
IE-703102-MC-EM1, IE-703102-MC-EM1-A	(In-Circuit Emulator Option Board)	U13876E	
CA850 (Ver. 2.30 or Later)	Operation	U14568E	
(C Compiler Package)	C Language	U14566E	
	Project Manager	U14569E	
	Assembly Language	U14567E	
ID850 (Ver. 2.20 or Later) (Integrated Debugger)	Operation Windows™ Based	U14580E	
SM850 (Ver. 2.20 or Later) (System Simulator)	Operation Windows Based	U14782E	
SM850 (Ver. 2.00 or Later) (System Simulator)	External Part User Open Interface Specifications	U14873E	
RX850 (Ver. 3.13 or Later)	Basics	U13430E	
(Real-Time OS)	Installation	U13410E	
	Technical	U13431E	
RX850 Pro (Ver. 3.13) (Real-Time OS)	Basics	U13773E	
	Installation	U13774E	
	Technical	U13772E	
RD850 (Ver.3.01) (Task Debugger)		U13737E	
RD850 Pro (Ver.3.01) (Task Debugger)		U13916E	
AZ850 (Ver. 3.0) (System Performance Ana	alyzer)	U14410E	
PG-FP3 (Flash Memory Programmer)		U13502E	

CONTENTS

CHAPTER	1 INTRODUCTION	21
1.1	Outline	21
1.2	Features	22
1.3	Applications	24
1.4	Ordering Information	24
1.5	Pin Configuration (Top View)	25
1.6	Function Blocks	29
	1.6.1 Internal block diagram	29
	1.6.2 Internal units	30
CHAPTER	2 PIN FUNCTIONS	33
2.1	List of Pin Functions	
2.2	Pin Status	
2.3	Description of Pin Functions	
2.4	Pin I/O Circuits and Recommended Connection of Unused Pins	59
2.5	Pin I/O Circuits	61
CHAPTER	3 CPU FUNCTION	62
3.1	Features	62
3.2	CPU Register Set	63
	3.2.1 Program register set	64
	3.2.2 System register set	65
3.3	Operating Modes	67
	3.3.1 Operating modes	67
	3.3.2 Operating mode specification	68
3.4	Address Space	
	3.4.1 CPU address space	69
	3.4.2 Image	
	3.4.3 Wrap-around of CPU address space	
	3.4.4 Memory map	
	3.4.5 Area	
	3.4.6 External expansion mode	
	3.4.7 Recommended use of address space	
	3.4.8 Peripheral I/O registers	
	3.4.9 Specific registers	93
	4 BUS CONTROL FUNCTION	
4.1	Features	
4.2	Bus Control Pins	
4.3	Memory Block Function	
4.4	Bus Cycle Type Control Function	
	4.4.1 Bus cycle type configuration register (BCT)	
4.5	Bus Access	
	4.5.1 Number of access clocks	100

	4.5.3	Bus width	102
4.6	Wait F	unction	106
	4.6.1	Programmable wait function	106
	4.6.2	External wait function	107
	4.6.3	Relationship between programmable wait and external wait	107
	4.6.4	Bus cycles in which wait function is valid	108
4.7	Idle St	tate Insertion Function	110
4.8	Bus H	old Function	112
	4.8.1	Outline of function	112
	4.8.2	Bus hold procedure	113
	4.8.3	Operation in power-save mode	113
	4.8.4	<u> </u>	
4.9		-	
4.10	Bound	• •	
	4.10.1	Program space	115
	4.10.2	Data space	116
5.1	SRAM	•	
	5.1.1		
	5.1.2		
5.2	•	` '	
	_	•	
	_		
		-	
5.3			
		•	
	5.3.9	Seil-reiresn functions	150
OTED	6 DM	A FUNCTIONS (DMA CONTROLLER)	153
	_		
3.3		_	
		,	
	6.3.5	DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	
	4.7 4.8 4.9 4.10 PTER 5.1 5.2	4.6.1 4.6.2 4.6.3 4.6.4 4.7 Idle Si 4.8 Bus H 4.8.1 4.8.2 4.8.3 4.8.4 4.9 Bus P 4.10 Bound 4.10.1 4.10.2 PTER 5 ME 5.1 SRAM 5.1.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.2.4 5.2.5 5.3.3 5.3.4 5.3.5 5.3.6 5.3.7 5.3.8 5.3.9 PTER 6 DM 6.1 Feature 6.2 Config 6.3.1 6.3.2 6.3.3 6.3.4	4.6.1 Programmable wait function. 4.6.2 External wait function. 4.6.3 Relationship between programmable wait and external wait. 4.6.4 Bus cycles in which wait function is valid. 4.7 Idle State Insertion Function. 4.8.1 Outline of function. 4.8.2 Bus hold Function. 4.8.3 Operation in power-save mode. 4.8.4 Bus hold timing. 4.9 Bus Priority. 4.10 Boundary Operation Conditions. 4.10.1 Program space. 4.10.2 Data space. PTER 5 MEMORY ACCESS CONTROL FUNCTION. 5.1 SRAM, External ROM, External I/O Interface. 5.1.1 SRAM connections. 5.1.2 SRAM, external ROM, external I/O access. 5.2.1 Features. 5.2.2 Page ROM Controller (ROMC). 5.2.3 On-page/off-page judgment. 5.2.4 Page ROM configuration register (PRC). 5.2.5 Page ROM controller. 5.3.1 Features. 5.3.2 DRAM controller. 5.3.3 Address multiplex function. 5.3.4 DRAM configuration registers 0 to 3 (DRC0 to DRC3). 5.3.5 DRAM servers functions. 5.3.6 DRAM access. 5.3.7 DRAM access. 5.3.7 DRAM access. 5.3.8 Refresh control function. 5.3.9 Self-refresh functions. PTER 6 DMA FUNCTIONS (DMA CONTROLLER). 6.1 Features. 6.2 Configuration. 6.3 Control Registers. 6.3 DMA obsurce address registers 0 to 3 (DSA0 to DSA3). 6.3.2 DMA addressing control registers 0 to 3 (DRC0 to DDA3). 6.3.3 DMA byte count registers 0 to 3 (DDA0 to DDA3). 6.3.4 DMA addressing control registers 0 to 3 (DDA0 to DDA3). 6.3.4 DMA addressing control registers 0 to 3 (DDA0 to DDA3). 6.3.4 DMA addressing control registers 0 to 3 (DDA0 to DDA3).

		6.3.6	DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)	163
		6.3.7	DMA disable status register (DDIS)	165
		6.3.8	DMA restart register (DRST)	165
		6.3.9	Flyby transfer data wait control register (FDW)	166
6	5.4	DMA E	Bus States	167
		6.4.1	Types of bus states	167
		6.4.2	DMAC state transition	170
6	5.5	Trans	fer Modes	171
		6.5.1	Single transfer mode	171
		6.5.2	Single-step transfer mode	172
		6.5.3	Block transfer mode	172
6	6.6	Transf	fer Types	173
		6.6.1	2-cycle transfer	173
		6.6.2	Flyby transfer	177
6	5.7	Transf	fer Objects	181
		6.7.1	Transfer type and transfer object	181
		6.7.2	External bus cycle during DMA transfer	181
6	8.6	DMA (Channel Priorities	182
6	6.9	Next A	Address Setting Function	182
6	5.10		Transfer Start Factors	
6	5.11	Interru	upting DMA Transfer	184
		6.11.1	Interruption factors	
		6.11.2	·	
6	5.12	Termi	nating DMA Transfer	
_		6.12.1	DMA transfer end interrupt	
		6.12.2	Terminal count output	
		6.12.3	·	
6	6.13		dary of Memory Area	
_	5.14		fer of Misalign Data	
_	5.15		s of DMA Transfer	
_).13 3.16		num Response Time to DMA Request	
_	5.17		ime Single Transfer via DMARQ0 to DMARQ3	
_	5.17 5.18		Arbitration for CPU	
_	5.10 5.19		ons	
O). 19	Caulic		109
CHADI	TED	7 INIT	ERRUPT/EXCEPTION PROCESSING FUNCTION	100
	'.1		res	
_	'.1 '.2		Maskable Interrupts	
,	.2		Operation	
		7.2.1	•	
		7.2.2	Restore	
		7.2.3	Non-maskable interrupt status flag (NP)	
		7.2.4	Noise elimination	
_		7.2.5	Edge detection function	
7	7.3		able Interrupts	
		7.3.1	Operation	
		7.3.2	Restore	
		7.3.3	Priorities of maskable interrupts	
		7.3.4	Interrupt control register (xxICn)	207

		7.3.5	In-service priority register (ISPR)	209
		7.3.6	Maskable interrupt status flag (ID)	210
		7.3.7	Noise elimination	211
		7.3.8	Edge detection function	212
	7.4	Softw	vare Exceptionvare Exception	214
		7.4.1	Operation	214
		7.4.2	Restore	215
		7.4.3	Exception status flag (EP)	216
	7.5	Excep	otion Trap	217
		7.5.1	Illegal opcode definition	217
		7.5.2	Operation	218
		7.5.3	Restore	218
	7.6	Multip	ole Interrupt Servicing Control	219
	7.7	Interr	upt Response Time	221
	7.8	Perio	ds in Which Interrupts Are Not Acknowledged	221
CH/	APTER	8 CL	OCK GENERATOR FUNCTIONS	222
	8.1	Featu	ıres	222
	8.2	Confi	guration	222
	8.3	Input	Clock Selection	223
		8.3.1	Direct mode	223
		8.3.2	PLL mode	223
		8.3.3	Clock control register (CKC)	224
	8.4	PLL L	.ockup	225
	8.5	Powe	r-Save Control	226
		8.5.1	Outline	226
		8.5.2	Control registers	228
		8.5.3	HALT mode	229
		8.5.4	IDLE mode	231
		8.5.5	Software STOP mode	233
		8.5.6	Clock output inhibit mode	234
	8.6	Secur	ring Oscillation Stabilization Time	
		8.6.1	Specifying securing of oscillation stabilization time	
		8.6.2	Time base counter (TBC)	237
			, ,	
CHA	APTER	9 TIM	MER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)	238
	9.1	Featu	ires	238
	9.2	Basic	Configuration	239
		9.2.1	Timer 1	242
		9.2.2	Timer 4	244
	9.3	Contr	ol Registers	
	9.4		r 1 Operation	
		9.4.1	Count operation	
		9.4.2	Count clock selection	
		9.4.3	Overflow	
		9.4.4	Clearing/starting timer by TCLR1n signal input	
		9.4.5	Capture operation	
		9.4.6	Compare operation	

	9.5	Timer	4 Operation	262
		9.5.1	Count operation	262
		9.5.2	Count clock selection	262
		9.5.3	Overflow	262
		9.5.4	Compare operation	263
	9.6	Applic	cation Example	265
	9.7	Cautio	ons	272
CHA	APTER	10 SE	ERIAL INTERFACE FUNCTION	274
	10.1	Featu	res	274
	10.2	Async	chronous Serial Interfaces 0, 1 (UART0, UART1)	275
		10.2.1	Features	275
		10.2.2	Configuration	276
		10.2.3	Control registers	278
		10.2.4	Interrupt request	285
		10.2.5	Operation	286
	10.3	Clock	ed Serial Interfaces 0 to 3 (CSI0 to CSI3)	290
		10.3.1	Features	290
		10.3.2	Configuration	290
		10.3.3	Control registers	292
		10.3.4	Basic operation	295
		10.3.5	Transmission by CSI0 to CSI3	297
		10.3.6	Reception by CSI0 to CSI3	298
		10.3.7	Transmission and reception by CSI0 to CSI3	299
		10.3.8	Example of system configuration	
	10.4	Dedica	ated Baud Rate Generators 0 to 2 (BRG0 to BRG2)	301
		10.4.1	Configuration and function	301
		10.4.2	Baud rate generator compare registers 0 to 2 (BRGC0 to BRGC2)	
		10.4.3	Baud rate generator prescaler mode registers 0 to 2 (BPRM0 to BPRM2)	305
CHA			D CONVERTER	
			res	
	11.2	•	guration	
	11.3		ol Registers	
	11.4	A/D C	onverter Operation	
		11.4.1	Basic operation of A/D converter	
		11.4.2	Operating modes and trigger modes	
	11.5	Opera	tion in A/D Trigger Mode	
		11.5.1	Select mode operations	
		11.5.2	Scan mode operations	
	11.6	Opera	tion in Timer Trigger Mode	
		11.6.1	Select mode operations	
		11.6.2	Scan mode operations	
	11.7	Opera	tion in External Trigger Mode	
		11.7.1	Select mode operations (external trigger select)	
		11.7.2	Scan mode operations (external trigger scan)	
	11.8		on Operation	
		11.8.1	Stopping conversion operation	336

	11.8.2 External/timer trigger interval	336
	11.8.3 Operation in standby mode	336
	11.8.4 Compare match interrupt in timer trigger mode	336
	11.8.5 Timer 1 functions in external trigger mode	337
	11.8.6 Re-conversion operation in timer 1 trigger mode and external trigger mode	
	11.8.7 Supplementary information for A/D conversion time	
_	R 12 PORT FUNCTIONS	_
12.1		_
12.2		
12.3		
	12.3.1 Port 0	
	12.3.2 Port 1	
	12.3.3 Port 2	
	12.3.4 Port 3	372
	12.3.5 Port 4	375
	12.3.6 Port 5	377
	12.3.7 Port 6	379
	12.3.8 Port 7	381
	12.3.9 Port 8	382
	12.3.10 Port 9	386
	12.3.11 Port 10	389
	12.3.12 Port 11	392
	12.3.13 Port 12	396
	12.3.14 Port A	398
	12.3.15 Port B	400
	12.3.16 Port X	402
	R 13 RESET FUNCTIONS	
13.1		
13.2		
13.3	Initialization	406
CHAPTE	R 14 FLASH MEMORY (μPD70F3102, 70F3102A)	409
14.1		
14.2		
14.3		
14.4		
14.5	•	
	14.5.1 MODE3/V _{PP} pin	
	14.5.2 Serial interface pins	
	14.5.3 RESET pin	
	·	
	14.5.5 MODE0 to MODE2 pins	
	14.5.6 Port pin	
	14.5.7 WAIT pin	
	14.5.8 Other signal pins	
	14.5.9 Power supply	414

14.6	Progra	amming Method	414
	14.6.1	Flash memory control	414
	14.6.2	Flash memory programming mode	415
	14.6.3	Selection of communication mode	415
	14.6.4	Communication command	416
★ APPENI	DIX A	CAUTIONS	417
A. 1	Restri	ction on Execution of sld Instruction	417
	A.1.1	Description	417
	A.1.2	Non-applicable conditions	417
	A.1.3	Countermeasures	417
A.2	Restri	ction When sst Instruction and Branch Instruction Are Contiguous	418
	A.2.1	Description	418
	A.2.2	Countermeasures	418
APPENI	DIX B	REGISTER INDEX	419
APPENI	DIX C	INSTRUCTION SET LIST	427
C.1	Gener	al Examples	427
C.2	Instru	ction Set (in Alphabetical Order)	430
APPENI	OIX D	INDEX	437
A ADDENI	NV E	DEVISION LISTORY	115

LIST OF FIGURES (1/3)

Figure No.	Title	Page
3-1	Program Counter (PC)	64
3-2	Interrupt Source Register (ECR)	65
3-3	Program Status Word (PSW)	66
3-4	CPU Address Space	69
3-5	Images on Address Space	70
3-6	Internal ROM Area in Single-Chip Mode 1	77
3-7	Recommended Memory Map	84
4-1	Example of Inserting Wait States	107
5-1	Example of Connection to SRAM	117
5-2	SRAM, External ROM, External I/O Access Timing	118
5-3	Examples of Page ROM Connection	122
5-4	On-Page/Off-Page Judgment for Page ROM Connection	124
5-5	Page ROM Access Timing	127
5-6	Examples of Connection to DRAM	129
5-7	Row Address/Column Address Output	130
5-8	High-Speed Page DRAM Access Timing	135
5-9	EDO DRAM Access Timing	139
5-10	DRAM Access Timing During DMA Flyby Transfer	143
5-11	CBR Refresh Timing	149
5-12	CBR Self-Refresh Timing	151
6-1	DMAC Bus Cycle State Transition Diagram	170
6-2	Single Transfer Example 1	171
6-3	Single Transfer Example 2	171
6-4	Single-Step Transfer Example 1	172
6-5	Single-Step Transfer Example 2	172
6-6	Block Transfer Example	172
6-7	Timing of 2-Cycle Transfer	173
6-8	Timing of Flyby Transfer (DRAM \rightarrow External I/O)	177
6-9	Timing of Flyby Transfer (Internal Peripheral I/O \rightarrow Internal RAM)	180
6-10	Buffer Register Configuration	182
6-11	Examples of Forcible Termination of DMA Transfer	185
7-1	Block Diagram of Interrupt Control Function	194
7-2	Configuration of Non-Maskable Interrupt Servicing	196
7-3	Non-Maskable Interrupt Request Acknowledgement	197
7-4	RETI Instruction Processing	198
7-5	Maskable Interrupt Servicing	201
7-6	RETI Instruction Processing	202
7-7	Example of Processing in Which Another Interrupt Request Is Issued While an	
	Interrupt Is Being Serviced	204

LIST OF FIGURES (2/3)

Figure No.	Title	Page
7-8	Example of Servicing Interrupt Requests Simultaneously Generated	
7-9	Example of Noise Elimination Timing	
7-10	Software Exception Processing	
7-11	RETI Instruction Processing	215
7-12	Exception Trap Processing	
7-13	Pipeline Operation at Interrupt Request Acknowledgement (Outline)	221
8-1	Power-Save Mode State Transition Diagram	227
9-1	Basic Operation of Timer 1	253
9-2	Operation After Overflow (If ECLR1n = 0 and OSTn = 1)	255
9-3	Timer Clear/Start Operation by TCLR1n Signal Input (If ECLR1n = 1 and OSTn = 0)	256
9-4	Relationship Between Clear/Start by TCLR1n Signal Input and Overflow Operation	
	(If ECLR1n = 1 and OSTn = 1)	257
9-5	Example of Capture Operation	258
9-6	Example of TM11 Capture Operation (When Both Edges Are Specified)	259
9-7	Example of Compare Operation	260
9-8	Example of TM11 Compare Operation (Set/Reset Output Mode)	261
9-9	Basic Operation of Timer 4	262
9-10	Example of TM40 Compare Operation	263
9-11	Example of Timing in Interval Timer Operation	265
9-12	Example of Interval Timer Operation Setting Procedure	265
9-13	Example of Pulse Measurement Timing	
9-14	Example of Pulse Width Measurement Setting Procedure	267
9-15	Example of Interrupt Request Servicing Routine That Calculates Pulse Width	267
9-16	Example of PWM Output Timing	268
9-17	Example of PWM Output Setting Procedure	269
9-18	Example of Interrupt Request Servicing Routine for Rewriting Compare Value	
9-19	Example of Frequency Measurement Timing	
9-20	Example of Frequency Measurement Setting Procedure	271
9-21	Example of Interrupt Request Servicing Routine That Calculates Frequency	
10-1	Block Diagram of Asynchronous Serial Interface	277
10-2	Format of Asynchronous Serial Interface Transmit/Receive Data	286
10-3	Asynchronous Serial Interface Transmission Completion Interrupt Timing	287
10-4	Asynchronous Serial Interface Reception Completion Interrupt Timing	289
10-5	Reception Error Timing	289
10-6	Block Diagram of Clocked Serial Interface	291
10-7	Timing of 3-Wire Serial I/O Mode (Transmission)	297
10-8	Timing of 3-Wire Serial I/O Mode (Reception)	298
10-9	Timing of 3-Wire Serial I/O Mode (Transmission/Reception)	300
10-10	Example of CSI System Configuration	300
10-11	Block Diagram of Dedicated Baud Rate Generator	301

LIST OF FIGURES (3/3)

Figure No.	Title	Page
11-1	A/D Converter Block Diagram	
11-2	Relationship Between Analog Input Voltage and A/D Conversion Results	
11-3	Select Mode Operation Timing: 1-Buffer Mode (ANI1)	
11-4	Select Mode Operation Timing: 4-Buffer Mode (ANI6)	
11-5	Scan Mode Operation Timing: 4-Channel Scan (ANI0 to ANI3)	
11-6	Example of 1-Buffer Mode Operation (A/D Trigger Select: 1 Buffer)	
11-7	Example of 4-Buffer Mode Operation (A/D Trigger Select: 4 Buffers)	
11-8	Example of Scan Mode Operation (A/D Trigger Scan)	
11-9	Example of 1-Trigger Mode Operation (Timer Trigger Select: 1 Buffer 1 Trigger)	
11-10	Example of 4-Trigger Mode Operation (Timer Trigger Select: 1 Buffer 4 Triggers)	
11-11	Example of 1-Trigger Mode Operation (Timer Trigger Select: 4 Buffers 1 Trigger)	
11-12	Example of 4-Trigger Mode Operation (Timer Trigger Select: 4 Buffers 4 Triggers)	
11-13	Example of 1-Trigger Mode Operation (Timer Trigger Scan: 1 Trigger)	
11-14	Example of 4-Trigger Mode Operation (Timer Trigger Scan: 4 Triggers)	
11-15	Example of 1-Buffer Mode Operation (External Trigger Select: 1 Buffer)	
11-16	Example of 4-Buffer Mode Operation (External Trigger Select: 4 Buffers)	
11-17	Example of Scan Mode Operation (External Trigger Scan)	
11-18	Relationship of A/D Converter and Port, INTC and RPU	
11-19	A/D Conversion Time in A/D Trigger Mode: ADM1 = 02H	
11-20	A/D Conversion Time in Timer Trigger Mode (External Interrupt Signal): ADM1 = 22H or 32H	
11-21	A/D Conversion Time in Timer Trigger Mode (Match Interrupt Signal): ADM1 = 22H or 32H	340
11-22	A/D Conversion Time in External Trigger Mode: ADM1 = 62H	340
11-23	A/D Conversion Outline: One A/D Conversion,	
	FR0 to FR2 Bits of ADM1 Register = 010 (96 Clocks)	341
12-1	Type A Block Diagram	348
12-2	Type B Block Diagram	
12-3	Type C Block Diagram	
12-4	Type D Block Diagram	
12-5	Type E Block Diagram	
12-6	Type F Block Diagram	
12-7	Type G Block Diagram	
12-8	Type H Block Diagram	
12-9	Type I Block Diagram	
12-10	Type J Block Diagram	
12-11	Type K Block Diagram	
12-12	Type L Block Diagram	
12-13	Type M Block Diagram	
12-14	Type N Block Diagram	
12-15	Type O Block Diagram	
12-16	Type P Block Diagram	
12-17	Type Q Block Diagram	

LIST OF TABLES

Table No.	Title	Page
3-1	Program Registers	64
3-2	System Register Numbers	65
3-3	Interrupt/Exception Table	76
4-1	Bus Cycles in Which Wait Function Is Valid	108
4-2	Bus Priority Order	115
5-1	Example of DRAM and Address Multiplex Width	130
5-2	Example of DRAM Refresh Interval	147
5-3	Example of Interval Factor Settings	147
6-1	Relationship Between Transfer Type and Transfer Object	181
6-2	External Bus Cycle During DMA Transfer	181
6-3	Minimum Execution Clock in DMA Cycle	186
6-4	DMAAKn Active → DMARQn Inactive Time for Single Transfer to External Memory	188
7-1	Interrupt List	191
7-2	Interrupt Control Register Addresses and Bits	208
8-1	Clock Generator Operation by Power-Save Control	227
8-2	Operating States When in HALT Mode	229
8-3	Operations After HALT Mode Is Released by Interrupt Request	230
8-4	Operating States When in IDLE Mode	231
8-5	Operating States When in Software STOP Mode	233
8-6	Example of Count Time ($\phi = 5 \times fxx$)	237
9-1	RPU Configuration List	239
9-2	Capture Trigger Signals (TM1n) to 16-Bit Capture Registers	257
9-3	Interrupt Request Signals (TM1n) from 16-Bit Compare Registers	260
10-1	Default Priority of Interrupts	285
10-2	Baud Rate Generator Setting Values	303
13-1	Operating State of Each Pin During Reset	405
13-2	Initial Values of CPU, Internal RAM, and Internal Peripheral I/O After Reset	407
14-1	List of Communication Modes	415

CHAPTER 1 INTRODUCTION

The V850E/MS1 is one of NEC's "V850 Series™" of single-chip microcontrollers. This chapter gives a simple outline of the V850E/MS1.

1.1 Outline

The V850E/MS1 is a 32-bit single-chip microcontroller which uses the V850 Series "V850E" CPU, and incorporates peripheral functions such as ROM, RAM, various types of memory controllers, a DMA controller, a real-time pulse unit, serial interfaces, and an A/D converter, realizing large volume data processing and sophisticated real-time control.

(1) "V850E" CPU included

The "V850E" CPU supports the RISC instruction set, and through the use of basic instructions, each of which can be executed in 1 clock cycle, and an optimized pipeline, achieves a marked improvement in instruction execution speed. In addition, in order to make it ideal for use in digital servo control, a 32-bit hardware multiplier enables this CPU to support instructions such as multiply instructions, saturated multiply instructions, and bit manipulation instructions.

Also, through 2-byte basic instructions and instructions compatible with high level languages, etc., the object code efficiency in a C compiler is increased, and the program size can be made more compact.

Further, since the on-chip interrupt controller provides a high speed interrupt response, including processing, this device is suited to high level real-time control fields.

(2) External memory interface function

The V850E/MS1 features various on-chip external memory interfaces including separately configured address (24 bits) and data (16 bits) buses, and SRAM and ROM interfaces, as well as on-chip memory controllers that can be directly linked to memories such as EDO DRAM, high-speed page DRAM, and page ROM, thereby raising the system performance and reducing the number of parts needed for application systems.

Also, through the DMA controller, CPU internal calculations and data transfers can be performed simultaneously with transfers to/from external memory, so it is possible to process voluminous data such as image or voice data, and through the high-speed execution of instructions using internal ROM and RAM, motor control, communications control and other real-time control tasks can be realized simultaneously.

(3) On-chip flash memory (μPD70F3102, 70F3102A)

The on-chip flash memory model (μ PD70F3102, 70F3102A) has on-chip flash memory which is capable of high-speed access, and since it is possible to rewrite a program with the V850E/MS1 mounted as is in the application system, system development time can be reduced and system maintainability after shipping can be markedly improved.

(4) Full range of middleware and development environment products

The V850E/MS1 can execute middleware such as JPEG, JBIG, and MH/MR/MMR at high speed. Also, middleware that enables speech recognition, voice synthesis and other such processing is available, and by including these middleware programs, a multimedia system can be easily realized.

A development environment that includes an optimized C compiler, debugger, in-circuit emulator, simulator, system performance analyzer and other elements is also available.

1.2 Features

O Number of instructions: 81 25 ns (at internal 40 MHz) ... μPD703100-40, 703100A-40 O Minimum instruction execution time: 30 ns (at internal 33 MHz) ... Other than above O General-purpose registers: 32 bits \times 32 O Instruction set: Upwardly compatible with V850 CPU Signed multiplication (16 bits \times 16 bits \rightarrow 32 bits or 32 bits \times 32 bits \rightarrow 64 bits): 1 to 2 clocks Saturated operation instructions (with overflow/underflow detection function) 32-bit shift instructions: 1 clock Bit manipulation instructions Load/store instructions with long/short format Signed load instructions O Memory space: 32 MB linear address space (common program/data use) Chip select output function: 8 spaces Memory block division function: 2, 4, 8 MB/block Programmable wait function Idle state insertion function O External bus interface: 16-bit data bus (address/data separate) 16-/8-bit bus sizing function Bus hold function External wait function Part Number Internal ROM Internal RAM O Internal memory: μPD703100, 703100A 4 KB None μPD703101, 703101A 4 KB 96 KB (mask ROM) μPD703102, 703102A 4 KB 128 KB (mask ROM) μPD70F3102, 70F3102A 128 KB (flash memory) 4 KB O Interrupts/exceptions: External interrupts: 25 (including NMI) Internal interrupts: 47 sources

Exceptions: 1 source

Eight levels of priorities can be set.

O Memory access controllers: DRAM controller (compatible with EDO DRAM and high-speed page

DRAM)

Page ROM controller

CHAPTER 1 INTRODUCTION

O DMA controller:	4 channels Transfer unit: 8 bits/16 bits Maximum transfer count: 65,536 (2 ¹⁶) Transfer type: Flyby (1-cycle)/2-cycle Transfer mode: Single/Single step/Block DMA transfer end (terminal count) output signal	
O I/O lines:	Input ports: 9 I/O ports: 114	
O Real-time pulse unit:	16-bit timer/event counter: 6 channels 16-bit timers: 6 16-bit capture/compare registers: 24 16-bit interval timer: 2 channels	
O Serial interfaces:	Asynchronous serial interface (UART) Clocked serial interface (CSI) UART/CSI: 2 channels CSI: 2 channels Dedicated baud rate generator: 3 channels	
O A/D converter:	10-bit resolution A/D converter: 8 channels	
O Clock generator:	Multiply-by-five function via a PLL clock synthesizer. Divide-by-two function via external clock input.	
O Power-save functions:	HALT/IDLE/software STOP mode Clock output stop function	
O Package:	144-pin plastic LQFP: Pin pitch 0.5 mm 157-pin plastic FBGA	
O CMOS structure:	All static circuits	

1.3 Applications

- OA devices (printers, facsimiles, PPCs, etc.)
- Multimedia devices (digital still cameras, video printers, etc.)
- Consumer appliances (single lens reflex cameras, etc.)
- Industrial devices (motor control, NC machine tools, etc.)


1.4 Ordering Information

Part Number	Package	Maximum Operating Frequency	On-Chip ROM	HV _{DD}
μPD703100AGJ-40-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 40 MHz	None	3.0 to 3.6 V
μPD703100GJ-40-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 40 MHz	None	4.5 to 5.5 V
μPD703100AF1-33-FA1	157-pin plastic FBGA (14 \times 14)	33 MHz	None	3.0 to 3.6 V
μPD703100AGJ-33-UEN	144-pin plastic LQFP (fine pitch (20 \times 20)	h) 33 MHz	None	3.0 to 3.6 V
μPD703100GJ-33-UEN	144-pin plastic LQFP (fine pitch (20 \times 20)	h) 33 MHz	None	4.5 to 5.5 V
μPD703101AF1-33-xxx-FA1	157-pin plastic FBGA (14×14)	33 MHz	Mask ROM (96 KB)	3.0 to 3.6 V
μPD703101AGJ-33-xxx-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Mask ROM (96 KB)	3.0 to 3.6 V
μPD703101GJ-33-xxx-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Mask ROM (96 KB)	4.5 to 5.5 V
μPD703102AF1-33-xxx-FA1	157-pin plastic FBGA (14 × 14)	33 MHz	Mask ROM (128 KB)	3.0 to 3.6 V
μPD703102AGJ-33-xxx-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Mask ROM (128 KB)	3.0 to 3.6 V
μPD703102GJ-33-xxx-UEN	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Mask ROM (128 KB)	4.5 to 5.5 V
μPD70F3102AF1-33-FA1	157-pin plastic FBGA (14 × 14)	33 MHz	Flash memory (128 KB)	3.0 to 3.6 V
μPD70F3102AGJ-33-8EU	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Flash memory (128 KB)	3.0 to 3.6 V
μPD70F3102GJ-33-8EU	144-pin plastic LQFP (fine pitch (20×20)	h) 33 MHz	Flash memory (128 KB)	4.5 to 5.5 V

1.5 Pin Configuration (Top View)

157-pin plastic FBGA (14 × 14)

- μPD703100AF1-33-FA1
- μPD703101AF1-33-××-FA1
- μPD703102AF1-33-××-FA1
- μPD70F3102AF1-33-FA1



(1/2)

Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
A1	_	B1	INTP103/DMARQ3/P07	C1	INTP101/DMARQ1/P05
A2	D0/P40	B2	D1/P41	C2	INTP102/DMARQ2/P06
A3	D2/P42	B3	D3/P43	C3	Vss
A4	D4/P44	B4	D5/P45	C4	Vss
A5	D6/P46	B5	D7/P47	C5	HV _{DD}
A6	D8/P50	B6	D9/P51	C6	Vss
A7	D10/P52	B7	D11/P53	C7	D12/P54
A8	D13/P55	B8	D14/P56	C8	D15/P57
A9	A0/PA0	B9	A1/PA1	C9	HV _{DD}
A10	A2/PA2	B10	A3/PA3	C10	A4/PA4
A11	A5/PA5	B11	A6/PA6	C11	A7/PA7
A12	A8/PB0	B12	A9/PB1	C12	Vss
A13	A10/PB2	B13	A11/PB3	C13	A12/PB4
A14	A13/PB5	B14	A14/PB6	C14	A18/P62
A15	A15/PB7	B15	A17/P61	C15	A19/P63
A16	_	B16	A16/P60	C16	_

(2/2)


Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
D1	TI10/P03	K1	TI12/P103	P14	RESET
D2	INTP100/DMARQ0/P04	K2	INTP120/TC0/P104	P15	INTP151/P125
D3	HV _{DD}	K3	INTP121/TC1/P105	P16	INTP150/P124
D4	_	K14	HLDAK/P96	R1	AVss
D14	Vss	K15	OE/P95	R2	ANI0/P70
D15	A21/P65	K16	BCYST/P94	R3	P21
D16	A20/P64	L1	TO120/P100	R4	SCK0/P24
E1	TO101/P01	L2	TO121/P101	R5	SCK1/P27
E2	TCLR10/P02	L3	TCLR12/P102	R6	INTP132/SI2/P36
E3	Vss	L14	Vss	R7	TI13/P33
E14	HV _{DD}	L15	REFRQ/PX5	R8	TO130/P30
E15	A23/P67	L16	HLDRQ/P97	R9	INTP141/SO3/P115
E16	A22/P66	M1	ANI5/P75	R10	TCLR14/P112
F1	INTP113/DMAAK3/P17	M2	ANI6/P76	R11	TO140/P110
F2	TO100/P00	МЗ	ANI7/P77	R12	MODE0
F3	V _{DD}	M14	TO150/P120	R13	MODE1
F14	CS2/RAS2/P82	M15	WAIT/PX6	R14	MODE2
F15	CS1/RAS1/P81	M16	CLKOUT/PX7	R15	INTP153/ADTRG/P127
F16	CS0/RAS0/P80	N1	ANI2/P72	R16	INTP152/P126
G1	INTP110/DMAAK0/P14	N2	ANI3/P73	T1	_
G2	INTP111/DMAAK1/P15	N3	ANI4/P74	T2	AVREF
G3	INTP112/DMAAK2/P16	N14	TI15/P123	Т3	NMI/P20
G14	CS5/RAS5/IORD/P85	N15	TCLR15/P122	T4	RXD0/SI0/P23
G15	CS4/RAS4/IOWR/P84	N16	TO151/P121	T5	RXD1/SI1/P26
G16	CS3/RAS3/P83	P1	AVDD	Т6	INTP131/SO2/P35
H1	TO111/P11	P2	ANI1/P71	T7	TCLR13/P32
H2	TCLR11/P12	P3	TXD0/SO0/P22	Т8	INTP143/SCK3/P117
НЗ	TI11/P13	P4	TXD1/SO1/P25	Т9	INTP140/P114
H14	LCAS/LWR/P90	P5	V _{DD}	T10	CV _{DD}
H15	CS7/RAS7/P87	P6	INTP133/SCK2/P37	T11	X2
H16	CS6/RAS6/P86	P7	INTP130/P34	T12	X1
J1	INTP122/TC2/P106	P8	TO131/P31	T13	CVss
J2	INTP123/TC3/P107	P9	INTP142/SI3/P116	T14	MODE3 (MODE3/VPP)
J3	TO110/P10	P10	TI14/P113	T15	_
J14	WE/P93	P11	TO141/P111	T16	_
J15	RD/P92	P12	CKSEL		_
J16	UCAS/UWR/P91	P13	HV _{DD}	_	_

Remarks 1. Leave the pins of A1, A16, C16, D4, T1, T15, and T16 open.

2. Items in parentheses are pin names in the μ PD70F3102, 70F3102A.

144-pin plastic LQFP (fine pitch) (20×20)

- μPD703100GJ-40-UEN, 703100AGJ-40-UEN
- μPD703100GJ-33-UEN, 703100AGJ-33-UEN
- μPD703101GJ-33-××-UEN, 703101AGJ-33-××-UEN
- μPD703102GJ-33-××-UEN, 703102AGJ-33-××-UEN
- μPD70F3102GJ-33-8EU, 70F3102AGJ-33-8EU



Pin Identification

A0 to A23: Address bus P60 to P67: Port 6 A/D trigger input ADTRG: P70 to P77: Port 7 ANI0 to ANI7: Port 8 Analog input P80 to P87: AVDD: Analog power supply P90 to P97: Port 9 AVREF: Analog reference voltage P100 to P107: Port 10 AVss: Analog ground P110 to P117: Port 11 BCYST: P120 to P127: Port 12 Bus cycle start timing CKSEL: Clock generator operating mode select PA0 to PA7: Port A Port B CLKOUT: Clock output PB0 to PB7: CS0 to CS7: Chip select PX5 to PX7: Port X RAS0 to RAS7: CV_{DD}: Clock generator power supply Row address strobe CVss: Clock generator ground RD: Read strobe REFRQ: D0 to D15: Data bus Refresh request

DMAAK0 to DMAAK3: RESET: DMA acknowledge Reset

DMARQ0 to DMARQ3: DMA request RXD0, RXD1: Receive data HLDAK: Hold acknowledge SCK0 to SCK3: Serial clock HLDRQ: SI0 to SI3: Hold request Serial input HV_{DD}: SO0 to SO3: Power supply for external pins Serial output

INTP100 to INTP103, TC0 to TC3: Terminal count signal

INTP110 to INTP113, TCLR10 to TCLR15: Timer clear INTP120 to INTP123, TI10 to TI15: Timer input

INTP140 to INTP143, TO110, TO111, INTP150 to INTP153: Interrupt request from peripherals TO120, TO121, IORD: I/O read strobe TO130, TO131, IOWR: I/O write strobe TO140, TO141,

LCAS: Lower column address strobe TO150, TO151: Timer output IWR: Lower write strobe TXD0, TXD1: Transmit data

UCAS: MODE0 to MODE3: Mode Upper column address strobe

TO100, TO101,

UWR: Upper write strobe NMI: Non-maskable interrupt request

OE: Output enable V_{DD}: Power supply for internal unit P00 to P07: Port 0 V_{PP}: Programming power supply

P10 to P17: Port 1 Vss: Ground P20 to P27: Port 2 WAIT: Wait


WE: P30 to P37: Port 3 Write enable P40 to P47: Port 4 X1, X2: Crystal

P50 to P57: Port 5

INTP130 to INTP133,

1.6 Function Blocks

1.6.1 Internal block diagram



1.6.2 Internal units

(1) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.

Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \to 32 bits or 32 bits \times 32 bits \to 64 bits) and a barrel shifter (32 bits), help accelerate processing of complex instructions.

(2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an instruction queue in the CPU.

The BCU incorporates a DRAM controller (DRAMC), page ROM controller, and DMA controller (DMAC).

(a) DRAM controller (DRAMC)

This controller generates the RAS, UCAS, and LCAS signals (2CAS control) and controls DRAM access. It is compatible with high-speed DRAM and EDO DRAM. When accessing DRAM, there are 2 types of cycles: normal access (off-page) and page access (on-page).

A refresh function that is compatible with the CBR refresh cycle is also included.

(b) Page ROM controller

This controller is compatible with ROM that includes a page access function.

It performs address comparisons with the immediately preceding bus cycle and executes wait control for normal access (off-page)/page access (on-page). It can handle page widths of 8 to 64 bytes.

(c) DMA controller (DMAC)

This controller transfers data between memory and I/O in place of the CPU.

There are two address modes: flyby (1-cycle) transfer, and 2-cycle transfer, and three bus modes: single transfer, single-step transfer, and block transfer.

(3) ROM

The μ PD703101 and 703101A have on-chip mask ROM (96 KB), the μ PD703102 and 703102A have on-chip mask ROM (128 KB), and the μ PD70F3102 and 70F3102A have on-chip flash memory (128 KB). The μ PD703100 and 703100A do not include on-chip memory.

During instruction fetch, these memories can be accessed from the CPU in 1-clock cycles.

If single-chip mode 0 or flash memory programming mode is set, memory mapping is done from address 00000000H, and if single-chip mode 1 is set, from address 00100000H. If ROMless mode 0 or 1 is set, access is impossible.

(4) RAM

4 KB of RAM is mapped from address FFFFE000H. During instruction fetch, data can be accessed from the CPU in 1-clock cycles.

(5) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP100 to INTP103, INTP110 to INTP113, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP153) from internal peripheral I/O and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiple servicing control can be performed for interrupt sources.

(6) Clock generator (CG)

This clock generator supplies frequencies that are 5 times the input clock (fxx) (used by the internal PLL) and 1/2 the input clock (when the internal PLL is not used) as an internal system clock (ϕ). As the input clock, an external oscillator is connected to pins X1 and X2 (only when an internal PLL synthesizer is used) or an external clock is input from pin X1.

(7) Real-time pulse unit (RPU)

This unit incorporates a 6-channel 16-bit timer/event counter and 2-channel 16-bit interval timer, and can measure pulse widths or frequency and output a programmable pulse.

(8) Serial interface (SIO)

The serial interface has a total of 4 channels of asynchronous (UART) and clocked (CSI) serial interfaces. Two of these channels can be switched between UART and CSI, and the other two channels are fixed to CSI. UART transfers data by using the TXD and RXD pins and the CSI transfers data by using the SO, SI, and SCK pins.

The serial clock source can be selected from dedicated baud rate generator output or internal system clock.

(9) A/D converter (ADC)

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. The successive approximation method is used for conversion.

(10) Ports

As shown below, the following ports have general port functions and control pin functions.

Port	Port Function	Control Function
Port 0	8-bit I/O	Real-time pulse unit I/O, external interrupt input, DMA controller input
Port 1	8-bit I/O	Real-time pulse unit I/O, external interrupt input, DMA controller output
Port 2	1-bit input, 7-bit I/O	NMI input, serial interface I/O
Port 3	8-bit I/O	Real-time pulse unit I/O, external interrupt input, serial interface I/O
Port 4	8-bit I/O	External data bus
Port 5	8-bit I/O	External data bus
Port 6	8-bit I/O	External address bus
Port 7	8-bit input	A/D converter input
Port 8	8-bit I/O	External bus interface control signal output
Port 9	8-bit I/O	External bus interface control signal I/O
Port 10	8-bit I/O	Real-time pulse unit I/O, external interrupt input, DMA controller output
Port 11	8-bit I/O	Real-time pulse unit I/O, external interrupt input, serial interface I/O
Port 12	8-bit I/O	Real-time pulse unit I/O, external interrupt input, A/D converter external trigger input
Port A	8-bit I/O	External address bus
Port B	8-bit I/O	External address bus
Port X	3-bit I/O	Refresh request signal output, wait insertion signal input, internal system clock output

CHAPTER 2 PIN FUNCTIONS

The names and functions of this product's pins are listed below. These pins can be divided into port pins and non-port pins according to their functions.

2.1 List of Pin Functions

(1) Port pins

(1/4)

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0	TO100
P01		8-bit I/O port	TO101
P02		Input/output mode can be specified in 1-bit units.	TCLR10
P03			TI10
P04			INTP100/DMARQ0
P05			INTP101/DMARQ1
P06			INTP102/DMARQ2
P07			INTP103/DMARQ3
P10	I/O	Port 1	TO110
P11		8-bit I/O port Input/output mode can be specified in 1-bit units.	TO111
P12		input/output mode can be specified in 1-bit drifts.	TCLR11
P13			TI11
P14			INTP110/DMAAK0
P15			INTP111/DMAAK1
P16			INTP112/DMAAK2
P17			INTP113/DMAAK3
P20	Input	Port 2	NMI
P21	I/O	P20 is an input-only port. If a valid edge is input, it operates as an NMI input. Also, the	_
P22		status of the NMI input is shown by bit 0 of the P2 register.	TXD0/SO0
P23		P21 to P27 are 7-bit I/O ports.	RXD0/SI0
P24		Input/output mode can be specified in 1-bit units.	SCK0
P25			TXD1/SO1
P26			RXD1/SI1
P27			SCK1

(2/4)

Pin Name	I/O	Function	Alternate Function
P30	I/O	Port 3	TO130
P31		8-bit I/O port	TO131
P32]	Input/output mode can be specified in 1-bit units.	TCLR13
P33			TI13
P34			INTP130
P35			INTP131/SO2
P36			INTP132/SI2
P37			INTP133/SCK2
P40 to P47	I/O	Port 4 8-bit I/O port Input/output mode can be specified in 1-bit units.	D0 to D7
P50 to P57	I/O	Port 5 8-bit I/O port Input/output mode can be specified in 1-bit units.	D8 to D15
P60 to P67	I/O	Port 6 8-bit I/O port Input/output mode can be specified in 1-bit units.	A16 to A23
P70 to P77	Input	Port 7 8-bit input-only port	ANI0 to ANI7
P80	I/O	Port 8	CS0/RAS0
P81	1	8-bit I/O port Input/output mode can be specified in 1-bit units.	CS1/RAS1
P82			CS2/RAS2
P83			CS3/RAS3
P84			CS4/RAS4/IOWR
P85			CS5/RAS5/IORD
P86			CS6/RAS6
P87			CS7/RAS7
P90	I/O	Port 9	LCAS/LWR
P91		8-bit I/O port	UCAS/UWR
P92	1	Input/output mode can be specified in 1-bit units.	RD
P93			WE
P94			BCYST
P95			ŌĒ
P96]		HLDAK
P97			HLDRQ

(3/4)

Pin Name	I/O	Function	Alternate Function
P100	I/O	Port 10	TO120
P101		8-bit I/O port Input/output mode can be specified in 1-bit units.	TO121
P102		impulvouput mode can be specified in 1-bit drifts.	TCLR12
P103			TI12
P104			INTP120/TC0
P105			INTP121/TC1
P106			INTP122/TC2
P107			INTP123/TC3
P110	I/O	Port 11	TO140
P111		8-bit I/O port Input/output mode can be specified in 1-bit units.	TO141
P112		input/output mode can be specified in 1-bit units.	TCLR14
P113			TI14
P114			INTP140
P115			INTP141/SO3
P116			INTP142/SI3
P117			INTP143/SCK3
P120	I/O	Port 12	TO150
P121		8-bit I/O port	TO151
P122		Input/output mode can be specified in 1-bit units.	TCLR15
P123			TI15
P124			INTP150
P125			INTP151
P126			INTP152
P127			INTP153/ADTRG
PA0	I/O	Port A	A0
PA1		8-bit I/O port Input/output mode can be specified in 1-bit units.	A1
PA2		input output mode can be specified in 1-bit units.	A2
PA3			A3
PA4			A4
PA5			A5
PA6			A6
PA7			A7

(4/4)

Pin Name	I/O	Function	Alternate Function
PB0	I/O	Port B	A8
PB1		8-bit I/O port Input/output mode can be specified in 1-bit units.	A9
PB2		input/output mode can be specified in 1-bit units.	A10
PB3			A11
PB4			A12
PB5			A13
PB6			A14
PB7			A15
PX5	I/O	Port X	REFRQ
PX6		3-bit I/O port Input/output mode can be specified in 1-bit units.	WAIT
PX7		inputouput mode can be specified in 1-bit units.	CLKOUT

(2) Non-port pins

(1/4)

Pin Name	I/O	Function	Alternate Function
TO100	Output	Pulse signal output of timers 10 to 15	P00
TO101			P01
TO110			P10
TO111			P11
TO120			P100
TO121			P101
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TO150			P120
TO151			P121
TCLR10	Input	External clear signal input of timers 10 to 15	P02
TCLR11			P12
TCLR12			P102
TCLR13			P32
TCLR14			P112
TCLR15			P122
TI10	Input	External count clock input of timers 10 to 15	P03
TI11			P13
TI12			P103
TI13]		P33
TI14			P113
TI15			P123
INTP100	Input	External maskable interrupt request input, or timer 10 external	P04/DMARQ0
INTP101		capture trigger input	P05/DMARQ1
INTP102			P06/DMARQ2
INTP103			P07/DMARQ3
INTP110	Input	External maskable interrupt request input, or timer 11 external	P14/DMAAK0
INTP111		capture trigger input	P15/DMAAK1
INTP112			P16/DMAAK2
INTP113			P17/DMAAK3
INTP120	Input	External maskable interrupt request input, or timer 12 external	P104/TC0
INTP121		capture trigger input	P105/TC1
INTP122			P106/TC2
INTP123			P107/TC3

(2/4)

Pin Name	I/O	Function	Alternate Function
INTP130	Input	External maskable interrupt request input, or timer 13 external	P34
INTP131		capture trigger input	P35/SO2
INTP132			P36/SI2
INTP133			P37/SCK2
INTP140	Input	External maskable interrupt request input, or timer 14 external	P114
INTP141		capture trigger input	P115/SO3
INTP142			P116/SI3
INTP143			P117/SCK3
INTP150	Input	External maskable interrupt request input, or timer 15 external	P124
INTP151		capture trigger input	P125
INTP152			P126
INTP153			P127/ADTRG
SO0	Input	CSI0 to CSI3 serial transmission data output (3-wire)	P22/TXD0
SO1			P25/TXD1
SO2			P35/INTP131
SO3			P115/INTP141
SIO	Input	CSI0 to CSI3 serial reception data input (3-wire)	P23/RXD0
SI1			P26/RXD1
SI2			P36/INTP132
SI3			P116/INTP142
SCK0	I/O	CSI0 to CSI3 serial clock I/O (3-wire)	P24
SCK1			P27
SCK2			P37/INTP133
SCK3			P117/INTP143
TXD0	Output	UART0 and UART1 serial transmission data output	P22/SO0
TXD1			P25/SO1
RXD0	Input	UART0 and UART1 serial reception data input	P23/SI0
RXD1			P26/SI1
D0 to D7	I/O	16-bit data bus for external memory	P40 to P47
D8 to D15			P50 to P57
A0 to A7	Output	24-bit address bus for external memory	PA0 to PA7
A8 to A15			PB0 to PB7
A16 to A23			P60 to P67
LWR	Output	External data bus lower byte write enable signal output	P90/LCAS
UWR	Output	External data bus higher byte write enable signal output	P91/UCAS
RD	Output	External data bus read strobe signal output	P92

(3/4)

Pin Name	I/O	Function	Alternate Function
WE	Output	Write enable signal output for DRAM	P93
ŌĒ	Output	Output enable signal output for DRAM	P95
<u>LCAS</u>	Output	Column address strobe signal output for DRAM lower data	P90/LWR
UCAS	Output	Column address strobe signal output for DRAM higher data	P91/UWR
RAS0 to RAS3	Output	Row address strobe signal output for DRAM	P80/CS0 to P83/CS3
RAS4			P84/CS4/IOWR
RAS5			P85/CS5/IORD
RAS6			P86/CS6
RAS7			P87/CS7
BCYST	Output	Strobe signal output that shows the start of the bus cycle	P94
CS0 to CS3	Output	Chip select signal output	P80/RAS0 to P83/RAS3
CS4	1		P84/RAS4/IOWR
CS5	1		P85/RAS5/IORD
CS6			P86/RAS6
CS7			P87/RAS7
WAIT	Input	Control signal input that inserts a wait in the bus cycle	PX6
REFRQ	Output	Refresh request signal output for DRAM	PX5
ĪOWR	Output	DMA write strobe signal output	P84/RAS4/CS4
ĪORD	Output	DMA read strobe signal output	P85/RAS5/CS5
DMARQ0 to DMARQ3	Input	DMA request signal input	P04/INTP100 to P07/INTP103
DMAAK0 to DMAAK3	Output	DMA acknowledge signal output	P14/INTP110 to P17/INTP113
TC0 to TC3	Output	DMA end (terminal count) signal output	P104/INTP120 to P107/INTP123
HLDAK	Output	Bus hold acknowledge output	P96
HLDRQ	Input	Bus hold request input	P97
ANI0 to ANI7	Input	Analog inputs to the A/D converter	P70 to P77
NMI	Input	Non-maskable interrupt request input	P20
CLKOUT	Output	System clock output	PX7
CKSEL	Input	Input which specifies the clock generator's operating mode	_
MODE0 to MODE2	Input	Operating mode specification	_
MODE3			V _{PP} ^{Note}

Note μ PD70F3102 and 70F3102A only

(4/4)

Pin Name	I/O	Function	Alternate Function
RESET	Input	System reset input	_
X1	Input	Connects the system clock oscillator. In the case of an external	_
X2	_	source supplying the clock, it is input to X1.	_
ADTRG	Input	A/D converter external trigger input	P127/INTP153
AVREF	Input	Reference voltage applied to A/D converter	_
AV _{DD}	_	Positive power supply to A/D converter	_
AVss	_	Ground potential for A/D converter	_
CV _{DD}	_	Supplies a positive power supply for the dedicated clock generator.	_
CVss	_	Ground potential for the dedicated clock generator	_
V _{DD}	_	Supplies the positive power supply (internal unit power supply).	_
HV _{DD}	_	Supplies the positive power supply (external pin power supply).	_
Vss	_	Ground potential —	
V _{PP} ^{Note}	_	High-voltage application pin during program write/verify	MODE3

Note μ PD70F3102 and 70F3102A only

2.2 Pin Status

The state of each pin after reset, in a power-save mode (software STOP, IDLE, HALT), during bus hold (TH), and in the idle state (TI), is shown below.

Operating State	Reset	Software STOP Mode	IDLE Mode	HALT Mode	Bus Hold (TH)	Idle State (TI)
D0 to D15	Hi-Z	HI-Z (output) — (input)	HI-Z (output) — (input)	Operating	Hi-Z	Hi-Z
A0 to A23	Hi-Z	Hi-Z	Hi-Z	Operating	Hi-Z	Held
$\overline{\text{WE}}, \overline{\text{OE}}, \overline{\text{RD}}, \overline{\text{BCYST}}$	Hi-Z	Hi-Z	Hi-Z	Operating	Hi-Z	Н
UWR, LWR, IORD, IOWR, CS0 to CS7	Hi-Z	Н	Н	Operating	Hi-Z	Н
RAS0 to RAS7	Hi-Z	Operating	Operating	Operating	Hi-Z	Held ^{Note 2}
UCAS, LCAS	Hi-Z	Operating	Operating	Operating	Hi-Z	Н
REFRQ	Hi-Z	Operating	Operating	Operating	Operating	Н
HLDRQ	_	_	_	Operating	Operating	Operating
HLDAK	Hi-Z	Hi-Z	Hi-Z	Operating	L	Operating
WAIT	_	_	_	Operating	_	_
CLKOUT	Note 1	L	L	Operating	Operating	Operating
DMARQ0 to DMARQ3	_	_	_	Operating	Operating	Operating
DMAAK0 to DMAAK3	Hi-Z	Н	Н	Operating	Н	Н
TC0 to TC3	Hi-Z	Н	Н	Operating	Operating	Operating
INTP100 to INTP103, INTP110 to INTP113, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP153	_	_	_	Operating	Operating	Operating
NMI	_	Operating	Operating	Operating	Operating	Operating
P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, PA0 to PA7, PB0 to PB7, PX5 to PX7	Hi-Z	Held (output) — (input)	Held (output) — (input)	Operating	Operating	Operating
TCLR10 to TCLR15	_	_	_	Operating	Operating	Operating
TI10 to TI15	_			Operating	Operating	Operating
TO100, TO101, TO110, TO111, TO120, TO121, TO130, TO131, TO140, TO141, TO150, TO151	Hi-Z	Held	Held	Operating	Operating	Operating

Operating State Pin	Reset	Software STOP Mode	IDLE Mode	HALT Mode	Bus Hold (TH)	Idle State (TI)
SI0 to SI3	_	_	_	Operating	Operating	Operating
SO0 to SO3	Hi-Z	Held	Held	Operating	Operating	Operating
SCK0 to SCK3	Hi-Z	Held (output) — (input)	Held (output) — (input)	Operating	Operating	Operating
RXD0, RXD1	_	_	_	Operating	Operating	Operating
TXD0, TXD1	Hi-Z	Held	Held	Operating	Operating	Operating
ANI0 to ANI7, ADTRG			_	Operating	Operating	Operating

Notes 1. When in single-chip mode 0: Hi-Z

At other times: Operating

2. In the idle state (TI) just before and just after bus hold, H

Remark Hi-Z: High impedance

Held: State during previously set external bus cycle is held

H: High-level outputL: Low-level output

—: Input without sampling

Cautions when turning on/off power supply


The V850E/MS1 is configured with two power supply pins: the internal unit power supply pin (VDD) and the external pin power supply pin (HVDD). If the voltage exceeds its operation guaranteed range, the input/output state of the I/O pins may become undefined. If this input/output undefined state causes problems in the system, the pin status can be made high impedance by taking the following measures.

• When turning on the power

Apply 0 V to the HVpp pin until the voltage of the Vpp pin is within the operation guaranteed range (3.0 to 3.6 V).

• When turning off the power

Apply a voltage within the operation guaranteed range (3.0 to 3.6 V) to the VDD pin until the voltage of the HVDD pin becomes 0 V.



2.3 Description of Pin Functions

(1) P00 to P07 (port 0) ··· 3-state I/O

P00 to P07 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins, and DMA request input pins.

Either port or control can be selected as the operating mode in 1-bit units using the port 0 mode control register (PMC0).

(a) Port mode

P00 to P07 can be set to input or output in 1-bit units using the port 0 mode register (PM0).

(b) Control mode

P00 to P07 can be set to the port/control mode in 1-bit units using the PMC0 register.

(i) TO100, TO101 (timer output) ··· output

These pins output the pulse signals for timer 1.

(ii) TCLR10 (timer clear) ... input

This is an external clear signal input pin for timer 1.

(iii) TI10 (timer input) ... input

This is an external counter clock input pin for timer 1.

(iv) INTP100 to INTP103 (interrupt request from peripherals) ... input

These are external interrupt request input pins for timer 1.

(v) DMARQ0 to DMARQ3 (DMA request) ... input

These are DMA service request signals. They correspond to DMA channels 0 to 3, respectively, and operate independently of each other. The priority order is fixed as $\overline{\text{DMARQ0}} > \overline{\text{DMARQ1}} > \overline{\text{DMARQ1}} > \overline{\text{DMARQ2}}$

This signal is sampled when the CLKOUT signal falls. Maintain the active level until a DMA request is received.

(2) P10 to P17 (port 1) ··· 3-state I/O

P10 to P17 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins and DMA acknowledge output pins.

Either port or control can be selected as the operating mode in 1-bit units using the port 1 mode control register (PMC1).

(a) Port mode

P10 to P17 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

(b) Control mode

P10 to P17 can be set to the port/control mode in 1-bit units using the PMC1 register.

(i) TO110, TO111 (timer output) ··· output

These pins output the pulse signals for timer 1.

(ii) TCLR11 (timer clear) ··· input

This is an external clear signal input pin for timer 1.

(iii) TI11 (timer input) ... input

This is an external counter clock input pin for timer 1.

(iv) INTP110 to INTP113 (interrupt request from peripherals) --- input

These are external interrupt request input pins for timer 1.

(v) DMAAK0 to DMAAK3 (DMA acknowledge) ... output

This signal shows that a DMA service request was acknowledged.

They correspond to DMA channels 0 to 3, respectively, and operate independently of each other.

These signals become active only when external memory is being accessed. When DMA transfers are being executed between internal RAM and internal peripheral I/O, they do not become active.

These signals are activated on the falling of the CLKOUT signal in the T0, T1R, or T1FH state of the DMA cycle, and are retained at the active level during DMA transfers.

(3) P20 to P27 (port 2) ... 3-state I/O

P20 to P27 (except P20 which is an input-only pin) function as an I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the serial interface (UART0/CSI0, UART1/CSI1).

Either port or control can be selected as the operating mode in 1-bit units using the port 2 mode control register (PMC2).

(a) Port mode

P21 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2). P20 is an input-only port, and if a valid edge is input, it operates as an NMI input.

(b) Control mode

P22 to P27 can be set to the port/control mode in 1-bit units using the PMC2 register.

(i) NMI (non-maskable interrupt request) ... input

This is the non-maskable interrupt request input pin.

(ii) TXD0, TXD1 (transmit data) ··· output

These pins output UART0 and UART1 serial transmit data.

(iii) RXD0, RXD1 (receive data) ··· input

These pins input UART0 and UART1 serial receive data.

(iv) SO0, SO1 (serial output) ··· output

These pins output CSI0 and CSI1 serial transmit data.

(v) SI0, SI1 (serial input) ... input

These pins input CSI0 and CSI1 serial receive data.

(vi) SCK0, SCK1 (serial clock) ··· 3-state I/O

These are the serial clock I/O pins for CSI0 and CSI1.

(4) P30 to P37 (port 3) ··· 3-state I/O

P30 to P37 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins and I/O pins for the serial interface (CSI2).

Either port or control can be selected as the operating mode in 1-bit units, using the port 3 mode control register (PMC3).

(a) Port mode

P30 to P37 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

(b) Control mode

P30 to P37 can be set to the port/control mode in 1-bit units using the PMC3 register.

(i) TO130, TO131 (timer output) ··· output

These pins output pulse signals for timer 1.

(ii) TCLR13 (timer clear) ··· input

This is an external clear signal input pin for timer 1.

(iii) TI13 (timer input) ... input

This is the external counter clock input pin for timer 1.

(iv) INTP130 to INTP133 (interrupt request from peripherals) ... input

These are external interrupt request input pins for timer 1.

(v) SO2 (serial output)... output

This pin outputs CSI2 serial transmit data.

(vi) SI2 (serial input)... input

This pin inputs CSI2 serial receive data.

(vii) SCK2 (serial clock)... 3-state I/O

This is the serial clock I/O pin for CSI2.

(5) P40 to P47 (port 4) ··· 3-state I/O

P40 to P47 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode (external expansion mode) these pins can also be used as a data bus (D0 to D7) when memory is expanded externally.

Either port or control can be selected as the operating mode using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM).

(a) Port mode

P40 to P47 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

(b) Control mode (external expansion mode)

P40 to P47 can be used as D0 to D7 using the MODE0 to MODE3 pins and the MM register.

(i) D0 to D7 (data) ··· 3-state I/O

These pins comprise a data bus for external access and operate as the lower 8-bit I/O bus pins for 16-bit data.

The output changes in synchronization with the falling edge of the CLKOUT signal in the T1 state of the bus cycle. In the idle state (TI), these pins go into a high-impedance state.

(6) P50 to P57 (port 5) ··· 3-state I/O

P50 to P57 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode (external expansion mode) these pins can also be used as a data bus (D8 to D15) when memory is expanded externally.

Either port or control can be selected as the operating mode using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM).

(a) Port mode

P50 to P57 can be set to input or output in 1-bit units using the port 5 mode register (PM5).

(b) Control mode (external expansion mode)

P50 to P57 can be used as D8 to D15 using the MODE0 to MODE3 pins and the MM register.

(i) D8 to D15 (data) ... 3-state I/O

These pins comprise a data bus for external access and operate as the higher 8-bit I/O bus pins for 16-bit data. The output changes in synchronization with the falling edge of the CLKOUT signal in the T1 state of the bus cycle. In the idle state (TI), these pins go into a high-impedance state.

(7) P60 to P67 (port 6) ... 3-state I/O

P60 to P67 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode (external expansion mode) these pins can also be used as an address bus (A16 to A23) when memory is expanded externally.

Either port or control can be selected as the operating mode in 2-bit units using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM).

(a) Port mode

P60 to P67 can be set to input or output in 1-bit units using the port 6 mode register (PM6).

(b) Control mode (external expansion mode)

P60 to P67 can be used as A16 to A23 using the MODE0 to MODE3 pins and MM register.

(i) A16 to A23 (address) ... output

These pins comprise an address bus for external access and operate as the higher 8-bit address output pins of a 24-bit address. The output changes in synchronization with the falling edge of the CLKOUT signal in the T1 state of the bus cycle. In the idle state (TI), these pins hold the address of the bus cycle immediately before.

(8) P70 to P77 (port 7) ... input

P70 to P77 function as an 8-bit input-only port in which all pins are fixed as input pins.

In addition to input port pins, in the control mode these pins can also be used as analog input pins for the A/D converter. However, they cannot be switched between input port pins and analog input pins.

(a) Port mode

P70 to P77 are input-only pins.

(b) Control mode

P70 to P77 function as pins ANI0 to ANI7, but these alternate functions are not switchable.

(i) ANI0 to ANI7 (analog input) ... input

These are analog input pins for the A/D converter.

Connect a capacitor between these pins and AVss to prevent noise-related operation faults. Also, do not apply voltage that is outside the range for AVss and AVREF to pins that are being used as inputs for the A/D converter. If it is possible for noise above the AVREF range or below the AVss range to enter, clamp these pins using a diode that has a small VF value.

(9) P80 to P87 (port 8) ... 3-state I/O

P80 to P87 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as control signal output pins when memory and peripheral I/O are expanded externally.

Either port or control can be selected as the operating mode in 1-bit units using the port 8 mode control register (PMC8).

(a) Port mode

P80 to P87 can be set to input or output in 1-bit units using the port 8 mode register (PM8).

(b) Control mode

P80 to P87 can be set to the port/control mode in 1-bit units using the PMC8 register.

(i) CS0 to CS7 (chip select) ··· 3-state output

These are the chip select signals for SRAM, external ROM, external peripheral I/O, page ROM, and the synchronous flash memory area.

The CSn signal is assigned to memory block n (n = 0 to 7).

It becomes active at the time the bus cycle when the corresponding memory block is accessed starts. In the idle state (TI), these pins become inactive.

(ii) RAS0 to RAS7 (row address strobe) ... 3-state output

These are the strobe signals for the row address for the DRAM area and the strobe signals for the CBR refresh cycle.

The \overline{RASn} signal is assigned to memory block n (n = 0 to 7).

During on-page disable, after the DRAM access bus cycle ends, these pins become inactive.

During on-page enable, even after the DRAM access bus cycle ends, these pins are held in the active state.

During the reset period and during a bus hold period, they are in the high-impedance state, and should be connected to HV_{DD} via a resistor.

(iii) IORD (I/O read) ··· 3-state output

This is the read strobe signal for external I/O during DMA flyby transfer. It indicates whether the bus cycle currently being executed is a read cycle for external I/O during flyby transfer, or a read cycle for the SRAM area.

In order to make it possible to connect directly to memory or external I/O during DMA flyby transfer, $\overline{\text{UWR}}$ or $\overline{\text{LWR}}$ rises before $\overline{\text{IORD}}$ rises.

(iv) IOWR (I/O write) ··· 3-state output

This is the write strobe signal for external I/O during DMA flyby transfer. It indicates whether the bus cycle currently being executed is a write cycle for external I/O during flyby transfer, or a write cycle for the SRAM area.

In order to make it possible to connect directly to memory or external I/O during DMA flyby transfer, $\overline{\text{IOWR}}$ rises before $\overline{\text{RD}}$ rises.

Note that this external I/O can be accessed even when it is assigned to the SRAM area.

(10) P90 to P97 (port 9) ... 3-state I/O

P90 to P97 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as control signal output pins and bus hold control signal I/O pins when memory is expanded externally.

Either port or control can be selected as the operating mode in 1-bit units using the port 9 mode control register (PMC9).

(a) Port mode

P90 to P97 can be set to input or output in 1-bit units using the port 9 mode register (PM9).

(b) Control mode

P90 to P97 can be set to the port/control mode in 1-bit units using the PMC9 register.

(i) LCAS (lower column address strobe) ... 3-state output

This is the strobe signal for column address for DRAM and the strobe signal for the CBR refresh cycle.

In the data bus, the lower byte is valid.

(ii) UCAS (upper column address strobe) ··· 3-state output

This is the strobe signal for column address for DRAM and the strobe signal for the CBR refresh cycle.

In the data bus, the higher byte is valid.

(iii) LWR (lower byte write strobe) ... 3-state output

This strobe signal shows whether the bus cycle currently being executed is a write cycle for the SRAM, external ROM, external peripheral I/O, or page ROM.

In the data bus, the lower byte becomes valid. If the bus cycle is a lower memory write, it becomes active at the rise of the CLKOUT signal in the T1 state and becomes inactive at the rise of the CLKOUT signal in the T2 state.

(iv) UWR (upper byte write strobe) ... 3-state output

This strobe signal shows whether the bus cycle currently being executed is a write cycle for the SRAM, external ROM, external peripheral I/O, or page ROM.

In the data bus, the higher byte becomes valid. If the bus cycle is a higher memory write, it becomes active at the rise of the CLKOUT signal in the T1 state and becomes inactive at the rise of the CLKOUT signal in the T2 state.

(v) RD (read strobe) ... 3-state output

This strobe signal shows that the bus cycle currently being executed is a read cycle for the SRAM, external ROM, external peripheral I/O, page ROM or synchronous flash memory area.

In the idle state (TI), it becomes inactive.

(vi) WE (write enable) ... 3-state output

This signal shows that the bus cycle currently being executed is a write cycle for the SRAM area. In the idle state (TI), it becomes inactive.

(vii) BCYST (bus cycle start timing) ··· 3-state output

This outputs a status signal showing the start of the bus cycle. It becomes active for 1 clock cycle from the start of each cycle.

In the idle state (TI), it becomes inactive.

(viii) OE (output enable) --- 3-state output

This signal shows that the bus cycle currently being executed is a read cycle for the DRAM area. In the idle state (TI), it becomes inactive.

(ix) HLDAK (hold acknowledge) ... output

This pin is the output pin for the acknowledge signal that indicates high-impedance status for the address bus, data bus, and control bus when the V850E/MS1 receives a bus hold request.

While this signal is active, the address bus, data bus and control bus are set to high impedance and the bus mastership is transferred to the external bus master.

(x) HLDRQ (hold request) ... input

This pin is the input pin by which an external device requests the V850E/MS1 to release the address bus, data bus, and control bus. Signals can be input to this pin asynchronously to the CLKOUT signal. When this pin is active, the address bus, data bus, and control bus are set to high impedance. This occurs either when the V850E/MS1 completes execution of the current bus cycle or immediately if no bus cycle is being executed. The HLDAK signal is then set to active and the bus is released.

In order to make the bus hold state secure, keep the $\overline{\text{HLDRQ}}$ signal active until the $\overline{\text{HLDAK}}$ signal is output.

(11) P100 to P107 (port 10) ··· 3-state I/O

P100 to P107 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins and the pins for DMA end signal (terminal count) output from the DMA controller.

Either port or control can be selected as the operating mode in 1-bit units using the port 10 mode control register (PMC10).

(a) Port mode

P100 to P107 can be set to input or output in 1-bit units using the port 10 mode register (PM10).

(b) Control mode

P100 to P107 can be set to the port/control mode in 1-bit units using the PMC10 register.

(i) TO120, TO121 (timer output) ··· output

These pins output the pulse signal of timer 1.

(ii) TCLR12 (timer clear) ... input

This is an external clear signal input pin for timer 1.

(iii) TI12 (timer input) ... input

This is an external counter clock input pin for timer 1.

(iv) INTP120 to INTP123 (interrupt request from peripherals) ... input

These are external interrupt request input pins for timer 1.

(v) TC0 to TC3 (terminal count) ... output

These signals show that DMA transfer by the DMA controller has ended.

These signals become active for 1 clock cycle at the fall of the CLKOUT signal.

(12) P110 to P117 (port 11) ... 3-state I/O

P110 to P117 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins and I/O pins for the serial interface (CSI3) I/O pins.

Either port or control can be selected as the operating mode in 1-bit units using the port 11 mode control register (PMC11).

(a) Port mode

P110 to P117 can be set to input or output in 1-bit units using the port 11 mode register (PM11).

(b) Control mode

P110 to P117 can be set to the port/control mode in 1-bit units using the PMC11 register.

(i) TO140, TO141 (timer output) ··· output

These pins output the pulse signal of timer 1.

(ii) TCLR14 (timer clear) ··· input

This is an external clear signal input pin for timer 1.

(iii) TI14 (timer input) ··· input

This is an external counter clock input pin for timer 1.

(iv) INTP140 to INTP143 (interrupt request from peripherals) ... input

These are external interrupt request input pins for timer 1.

(v) SO3 (serial output 3)--- output

This pin outputs CSI3 serial transfer data.

(vi) SI3 (serial input 3)... input

This pin inputs CSI3 serial receive data.

(vii) SCK3 (serial clock 3)... 3-state I/O

This is the serial clock I/O pin for CSI3.

(13) P120 to P127 (port 12) ... 3-state I/O

P120 to P127 function as an 8-bit I/O port in which input and output can be specified in 1-bit units. In addition to I/O port pins, in the control mode these pins can also be used as I/O pins for the real-time pulse unit (RPU), external interrupt request input pins and pin for external trigger input to the A/D converter. Either port or control can be selected as the operating mode in 1-bit units using the port 12 mode control register (PMC12).

(a) Port mode

P120 to P127 can be set to input or output in 1-bit units using the port 12 mode register (PM12).

(b) Control mode

P120 to P127 can be set to the port/control mode in 1-bit units using the PMC12 register.

(i) TO150, TO151 (timer output) ··· output

These pins output the pulse signal of timer 1.

(ii) TCLR15 (timer clear) ... input

This is an external clear signal input pin for timer 1.

(iii) TI15 (timer input) ... input

This is an external counter clock input pin for timer 1.

(iv) INTP150 to INTP153 (interrupt request from peripherals) --- input

These are external interrupt request input pins for timer 1.

(v) ADTRG (AD trigger input)... input

This is the A/D converter external trigger input pin.

(14) PA0 to PA7 (port A) --- 3-state I/O

PA0 to PA7 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode (external expansion mode) these pins can also be used as an address bus (A0 to A7) when memory is expanded externally.

Either port or control can be selected as the operating mode using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM).

(a) Port mode

PA0 to PA7 can be set to input or output in 1-bit units using the port A mode register (PMA).

(b) Control mode (external expansion mode)

PA0 to PA7 can be used as A0 to A7 using the MODE0 to MODE3 pins and the MM register.

(i) A0 to A7 (address) ··· output

These pins comprise an address bus for external access.

The output changes in synchronization with the falling of the CLKOUT signal in the T1 state of the bus cycle. In the idle state (TI), these pins hold the address of the bus cycle immediately before.

(15) PB0 to PB7 (port B) ... 3-state I/O

PB0 to PB7 function as an 8-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode (external expansion mode) these pins can also be used as an address bus (A8 to A15) when memory is expanded externally.

Either port or control can be selected as the operating mode in 2-bit or 4-bit units using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM).

(a) Port mode

PB0 to PB7 can be set to input or output in 1-bit units using the port B mode register (PMB).

(b) Control mode (external expansion mode)

PB0 to PB7 can be used as A8 to A15 using the MODE0 to MODE3 pins and the MM register.

(i) A8 to A15 (address) ... output

These pins comprise an address bus for external access.

The output changes in synchronization with the rising edge of the CLKOUT signal in the T1 state of the bus cycle. In the idle state (TI), these pins hold the address of the bus cycle immediately before.

(16) PX5 to PX7 (port X) --- 3-state I/O

PX5 to PX7 function as an 3-bit I/O port in which input and output can be specified in 1-bit units.

In addition to I/O port pins, in the control mode these pins can also be used as a refresh request signal output pin for DRAM, wait insertion signal input pin, and system clock output pin.

Either port or control can be selected as the operating mode in 1-bit units using the port X mode control register (PMCX).

(a) Port mode

PX5 to PX7 can be set to input or output in 1-bit units using the port X mode register (PMX).

(b) Control mode

PX5 to PX7 can be set to the port/control mode in 1-bit units using the PMCX register.

(i) REFRQ (refresh request) ··· 3-state output

This is the refresh request signal for DRAM.

In cases where the address is decoded by an external circuit and the connected DRAM is increased, or in cases where external SIMMs are connected, this signal is used for $\overline{\text{RAS}}$ control during the refresh cycle.

This signal becomes active during the refresh cycle. Also, during a bus hold, it becomes active when a refresh request is generated and informs the external bus master that a refresh request was generated.

(ii) WAIT (wait) ... input

This is the control signal input pin that inserts a data wait in the bus cycle, and can be input asynchronously to the CLKOUT signal. When the CLKOUT signal falls, sampling is executed. When the set/hold time is not satisfied within the sampling timing, the wait insertion may not be executed.

(iii) CLKOUT (clock output) ... output

This is the internal system clock output pin. When in single-chip mode 1 and ROMless modes 0 and 1, output from the CLKOUT pin can be executed even during reset.

When in single-chip mode 0, it changes to the port mode during reset, so output from the CLKOUT pin cannot be executed. Set port X to control mode using the port X mode control register (PMCX) to execute CLKOUT output.

(17) CKSEL (clock generator operating mode select) ... input

This is the input pin that specifies the clock generator's operating mode.

Make sure the input level does not change during operation.

(18) MODE0 to MODE3 (mode) ... input

These are the input pins that specify the operating mode. Operating modes can be roughly divided into normal operation mode and flash memory programming mode. In the normal operation mode, there are single-chip modes 0 and 1, and ROMless modes 0 and 1 (for details, refer to **3.3 Operating Modes**). The operating mode is determined by sampling the status of each of the MODE0 to MODE3 pins during reset. Note that this status must be fixed so that the input level does not change during operation.

(a) μ PD703100, 703100A

MODE3	MODE2	MODE1	MODE0	Oper	rating Mode
L	L	L	L	Normal operation	ROMless mode 0
L	L	L	Н	mode	ROMless mode 1
Other than above				Setting prohibited	

(b) μ PD703101, 703101A, 703102, 703102A

MODE3	MODE2	MODE1	MODE0	Operating Mode	
L	L	L	L	Normal operation	ROMless mode 0
L	L	L	Н	mode	ROMless mode 1
L	L	Н	L		Single-chip mode 0
L	L	Н	Н		Single-chip mode 1
Other than above				Setting prohibited	

(c) μ PD70F3102, 70F3102A

MODE3/Vpp	MODE2	MODE1	MODE0	Operating Mode		
0 V	L	L	L	Normal operation	ROMless mode 0	
0 V	L	L	Н	mode	ROMless mode 1	
0 V	L	Н	L		Single-chip mode 0	
0 V	L	Н	Н		Single-chip mode 1	
7.8 V	L	Н	L	Flash memory programming mode		
Other than above			Setting prohibited			

Remark L: Low-level input

H: High-level input

(19) RESET (reset) ... input

RESET is a signal that is input asynchronously and has a constant low-level width regardless of the status of the operating clock. When this signal is input, a system reset is executed as the first priority ahead of all other operations.

In addition to being used for ordinary initialization/start operations, this pin can also be used to release a power-save mode (HALT, IDLE, or software STOP).

(20) X1, X2 (crystal) ··· input

These pins are used to connect the resonator that generates the system clock.

An external clock source can be referenced by connecting the external clock input to the X1 pin and leaving the X2 pin open.

(21) CV_{DD} (power supply for clock generator)

This is the positive power supply pin for the clock generator.

(22) CVss (ground for clock generator)

This is the ground pin for the clock generator.

(23) VDD (power supply for internal unit)

These are the positive power supply pins for each internal unit. All the VDD pins should be connected to a positive power source (3.3 V).

(24) HVDD (power supply for external pins)

These are the positive power supply pins for external pins. All the HVDD pins should be connected to a positive power source (5 V to 3.3 V).

(25) Vss (ground)

These are ground pins. All the Vss pins should be grounded.

(26) AVDD (analog VDD)

This is the analog power supply pin for the A/D converter.

(27) AVss (analog Vss)

This is the ground pin for the A/D converter.

(28) AVREF (analog reference voltage) ... input

This is the reference voltage supply pin for the A/D converter.

(29) VPP (programming power supply)

This is the positive power supply pin used for flash memory programming mode.

This pin is used for the μ PD70F3102 and 70F3102A.

2.4 Pin I/O Circuits and Recommended Connection of Unused Pins

If connecting to VDD or Vss via resistors, it is recommended that 1 to 10 $k\Omega$ resistors be connected.


Pin Name	I/O Circuit Type	Recommended Connection
P00/TO100, P01/TO101	5	Input: Independently connect to HV _{DD} or
P02,TCLR10, P03/TI10	5-K	Vss via a resistor.
P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3		Output: Leave open.
P10/TO110, P11/TO111	5	
P12/TCLR11, P13/TI11	5-K	
P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3		
P20/NMI	2	Connect directly to Vss.
P21	5	Input: Independently connect to HV _{DD} or
P22/TXD0/SO0		Vss via a resistor.
P23/RXD0/SI0	5-K	Output: Leave open.
P24/SCK0		
P25/TXD1/SO1	5	
P26/RXD1/SI1	5-K	
P27/SCK1		
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13	5-K	
P34/INTP130		
P35/INTP131/SO2		
P36/INTP132/SI2		
P37/INTP133/SCK2		
P40/D0 to P47/D7	5	
P50/D8 to P57/D15		
P60/A16 to P67/A23		
P70/ANI0 to P77/ANI7	9	Connect directly to Vss.
P80/CS0/RAS0 to P83/CS3/RAS3	5	Input: Independently connect to HV _{DD} or
P84/CS4/RAS4/IOWR, P85/CS5/RAS5/IORD		Vss via a resistor. Output: Leave open.
P86/CS6/RAS6, P87/CS7/RAS7		
P90/LCAS/LWR		
P91/UCAS/UWR		
P92/RD		
P93/WE		
P94/BCYST		
P95/OE		
P96/HLDAK		
P97/HLDRQ		
P100/TO120, P101/TO121		

Pin Name	I/O Circuit Type	Recommended Connection
P102/TCLR12, P103/TI12	5-K	Input: Independently connect to HVDD or
P104/INTP120/TC0 to		Vss via a resistor.
P107/INTP123/TC3		Output: Leave open.
P110/TO140, P111/TO141	5	
P112/TCLR14, P113/TI14	5-K	
P114/INTP140		
P115/INTP141/SO3		
P116/INTP142/SI3		
P117/INTP143/SCK3		
P120/TO150, P121/TO151	5	
P122/TCLR15, P123/TI15	5-K	
P124/INTP150 to P126/INTP152		
P127/INTP153/ADTRG		
PA0/A0 to PA7/A7	5	
PB0/A8 to PB7/A15		
PX5/REFRQ		
PX6/WAIT		
PX7/CLKOUT		
CKSEL	1	_
RESET	2	_
MODE0 to MODE2		
MODE3 ^{Note 1}		Connect to Vss via a resistor (Rvpp).
MODE3/V _{PP} Note 2		
AVREF, AVSS	_	Connect directly to Vss.
AV _{DD}		Connect directly to HV _{DD} .

Notes 1. μ PD703100, 703100A, 703101, 703101A, 703102, 703102A only

2. μ PD70F3102, 70F3102A only

2.5 Pin I/O Circuits



Caution Note that VDD in the circuit diagram should be replaced by HVDD.

CHAPTER 3 CPU FUNCTION

The CPU of the V850E/MS1 is based on RISC architecture and executes almost all the instructions in one clock cycle, using 5-stage pipeline control.

3.1 Features

• Minimum instruction execution time: 25 ns (at internal 40 MHz operation) ... μ PD703100-40, 703100A-40

30 ns (at internal 33 MHz operation) ... Other than above

• Memory space Program space: 64 MB Linear

Data space: 4 GB Linear


- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiply/divide instructions
- Saturated operation instructions
- · One-clock 32-bit shift instruction
- Long/short instruction format
- · Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set


The registers of the V850E/MS1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have a 32-bit width.

For details, refer to V850E/MS1 Architecture User's Manual.

(1) Program register set



(2) System register set



3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. Also, r1, r3 to r5 and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used. r2 is sometimes used by a real-time OS. r2 can be used as a variable register when the real-time OS that is used does not use r2.

Name Operation Usage Always holds 0 r0 Zero register r1 Assembler-reserved register Working register for generating 32-bit immediate data r2 Address/data variable register (when r2 is not used by the real-time OS being used) r3 Stack pointer Used to generate stack frame when function is called r4 Global pointer Used to access global variable in data area r5 Text pointer Register to indicate the start of the text area (where program code is located) r6 to r29 Address/data variable registers r30 Element pointer Base pointer when memory is accessed r31 Link pointer Used by compiler when calling function PC Program counter Holds instruction address during program execution


Table 3-1. Program Registers

(2) Program counter

This register holds the instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored.

Bit 0 is fixed to 0, and branching to an odd address cannot be performed.

Figure 3-1. Program Counter (PC)



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Table 3-2. System Register Numbers

No.	System Register Name	Usage	Operation		
0	EIPC	Status saving register during interrupt	These registers save the PC and PSW when a software exception or interrupt occurs. Because only		
1	EIPSW		one set of these registers is available, their contents must be saved when multiple interrupts are enabled.		
2	FEPC	Status saving register during	These registers save the PC and PSW when an NMI		
3	FEPSW	NMI	occurs.		
4	ECR	Interrupt source register	If an exception, maskable interrupt, or NMI occurs, this register will contain information referencing the interrupt source. The higher 16 bits of this register are called FECC, to which the exception code of the NMI is set. The lower 16 bits are called EICC, to which the exception code of the exception/interrupt is set. Refer to Figure 3-2.		
5	PSW	Program status word	The program status word is a collection of flags that indicate the program status (instruction execution result) and CPU status. Refer to Figure 3-3 .		
16	CTPC	Status saving register during	If the CALLT instruction is executed, this register		
17	CTPSW	CALLT execution	saves the PC and PSW.		
18	DBPC	Status saving register during	If an exception trap is generated due to detection of		
19	DBPSW	exception trap	an illegal instruction code, this register saves the PC and PSW.		
20	СТВР	CALLT base pointer	This is used to specify the table address and generate the target address.		
6 to 15, 21 to 31	Reserved				

To read/write these system registers, specify the system register number indicated by a system register load/store instruction (LDSR or STSR instruction).

Figure 3-2. Interrupt Source Register (ECR)




Figure 3-3. Program Status Word (PSW)



Bit position	Flag	Function
31 to 8	RFU	Reserved field (fixed to 0).
7	NP	NMI Pending Indicates that NMI processing is in progress. This flag is set when an NMI is acknowledged, and disables multiple interrupts.
6	EP	Exception Pending Indicates that exception processing is in progress. This flag is set when an exception is generated. Moreover, interrupt requests can be acknowledged when this bit is set.
5	ID	Interrupt Disable Indicates that acknowledgement of maskable interrupt requests is disabled.
4	SAT	Saturated Math This flag is set if the result of executing a saturated operation instruction overflows (if overflow does not occur, the value of the previous operation is held).
3	CY	Carry This flag is set if a carry or borrow occurs as result of an operation (if a carry or borrow does not occur, it is reset).
2	OV	Overflow This flag is set if an overflow occurs during operation (if an overflow does not occur, it is reset).
1	S	Sign This flag is set if the result of an operation is negative (it is reset if the result is positive).
0	Z	Zero This flag is set if the result of an operation is zero (if the result is not zero, it is reset).

3.3 Operating Modes

3.3.1 Operating modes

The V850E/MS1 has the following operating modes. Mode specification is carried out by MODE0 to MODE3.

(1) Normal operation mode

(a) Single-chip modes 0, 1

Access to the internal ROM is enabled.

In single-chip mode 0, after system reset is released, each pin related to the bus interface enters the port mode, branches to the reset entry address of the internal ROM and starts instruction processing. The external expansion mode, in which an external device is connected to external memory area, is enabled by setting the memory expansion mode register (MM: refer to 3.4.6 (1)) using an instruction.

In single-chip mode 1, after system reset is released, each pin related to the bus interface enters the control mode, branches to the external device (memory) reset entry address and starts instruction processing.

The internal ROM area is mapped from address 100000H.

(b) ROMIess modes 0, 1

After system reset is released, each pin related to the bus interface enters the control mode, branches to the external device (memory) reset entry address and starts instruction processing. Fetching of instructions and data access from internal ROM becomes impossible.

In ROMless mode 0, the data bus is a 16-bit data bus and in ROMless mode 1, the data bus is an 8-bit data bus.

(2) Flash memory programming mode (μ PD70F3102 and 70F3102A only)

If this mode is specified, it becomes possible for the flash programmer to run a program to the internal flash memory.

3.3.2 Operating mode specification

The operating mode is specified according to the status of the MODE0 to MODE3 pins. In an application system fix the specification of these pins and do not change them during operation.

Operation is not guaranteed if these pins are changed during operation.

(a) μ PD703100, 703100A

MODE3	MODE2	MODE1	MODE0	Operating Mode		External Data Bus Width	Remarks
L	L	L	L	Normal operation	ROMless mode 0	16 bits	_
L	L	L	Н	mode	ROMless mode 1	8 bits	
Other than above		Setting prohibited		_			

(b) μPD703101, 703101A, 703102, 703102A

MODE3	MODE2	MODE1	MODE0	Operating Mode		External Data Bus Width	Remarks
L	L	L	L	Normal operation	ROMless mode 0	16 bits	_
L	L	L	Η	mode	ROMless mode 1	8 bits	_
L	L	Н	L		Single-chip mode 0	_	Internal ROM area is allocated from address 000000H.
L	L	Н	Н		Single-chip mode 1	16 bits	Internal ROM area is allocated from address 100000H.
Other than	Other than above		Setting prohibited		_	_	

(c) μ PD70F3102, 70F3102A

MODE3/ V _{PP}	MODE2	MODE1	MODE0	Operating Mode		External Data Bus Width	Remarks
0 V	L	L	L	Normal operation	ROMless mode 0	16 bits	_
0 V	L	L	Н	mode	ROMless mode 1	8 bits	_
0 V	L	Н	L		Single-chip mode 0	_	Internal ROM area is allocated from address 000000H.
0 V	L	Н	Н		Single-chip mode 1	16 bits	Internal ROM area is allocated from address 100000H.
7.8 V	L	Н	L	Flash memory programming mode		_	_
Other than above				Setting prohibited		_	_

Remark L: Low-level input

H: High-level input


3.4 Address Space

3.4.1 CPU address space

The CPU of the V850E/MS1 has 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). Also, in instruction address addressing, a linear address space (program space) of up to 64 MB is supported.

Figure 3-4 shows the CPU address space.

Figure 3-4. CPU Address Space



3.4.2 Image

A 64 MB physical address space is seen as a 64 images in the 4 GB CPU address space. In actuality, the same 64 MB physical address space is accessed regardless of the values of bits 31 to 26 of the CPU address. Figure 3-5 shows the image of the virtual addressing space.

Because the higher 6 bits of a 32-bit CPU address are disregarded and access is made to a 26-bit physical address, physical address x0000000H can be seen as CPU address 00000000H, and in addition, can be seen as address 04000000H, address 08000000H, address F8000000H or address FC000000H.




Figure 3-5. Images on Address Space


3.4.3 Wrap-around of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are set to 0, and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to 26 as a result of a branch address calculation, the higher 6 bits ignore the carry or borrow.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 03FFFFFH become contiguous addresses. Wrap-around refers to the situation like this whereby the lower-limit address and upper-limit address become contiguous.


Caution No instruction can be fetched from the 4 KB area of 03FFF000H to 03FFFFFFH because this area is defined as the peripheral I/O area. Therefore, do not execute any branch address calculation in which the result will reside in any part of this area.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.


Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address FFFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.4 Memory map

The V850E/MS1 reserves areas as shown below.

The mode is specified by the MM register and the MODE0 to MODE3 pins.



Notes 1. μ PD703101, 703101A, 703102, 703102A, 70F3102, and 70F3102A only

2. If the external expansion mode is set, this area can be accessed as external memory area.

3.4.5 Area

(1) Internal ROM area (μPD703101, 703101A, 703102, 703102A, 70F3102, and 70F3102A only)


(a) Memory map

1 MB of internal ROM area, addresses 00000H to FFFFFH, is reserved.

<1> μPD703101, 703101A

96 KB of memory, addresses 00000H to 17FFFH, is provided as physical internal ROM (mask ROM).


Also, in the remaining area (20000H to FFFFFH), the image of 00000H to 1FFFFH can be seen (however, addresses 18000H to 1FFFFH are fixed at 1).



<2> μPD703102, 703102A

128 KB of memory, addresses 00000H to 1FFFFH, is provided as physical internal ROM (mask ROM).


Also, in the remaining area (20000H to FFFFFH), the image of 00000H to 1FFFFH can be seen.



<3> μPD70F3102, 70F3102A

128 KB of memory, addresses 00000H to 1FFFFH, is provided as physical internal ROM (flash memory).

Also, in the remaining area (20000H to FFFFFH), the image of 00000H to 1FFFFH can be seen.



(b) Interrupt/exception table

The V850E/MS1 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is granted, execution jumps to the handler address, and the program written at that memory is executed. Table 3-3 shows the sources of interrupts/exceptions, and the corresponding addresses.

Remark When in ROMless modes 0 and 1, or in the case of the μ PD703100 or 703100A, the internal ROM area becomes an external memory area. In order to restore correct operation after reset, provide a handler address to the reset routine at address 0 of the external memory.

Table 3-3. Interrupt/Exception Table (1/2)

Start Address of Interrupt/Exception Table	Interrupt/Exception Source
00000000Н	RESET
00000010H	NMI
0000040H	TRAP0n (n = 0 to FH)
00000050H	TRAP1n (n = 0 to FH)
00000060H	ILGOP
00000080H	INTOV10
0000090H	INTOV11
00000A0H	INTOV12
000000B0H	INTOV13
000000C0H	INTOV14
000000D0H	INTOV15
00000100H	INTP100/INTCC100
00000110H	INTP101/INTCC101
00000120H	INTP102/INTCC102
00000130H	INTP103/INTCC103
00000140H	INTP110/INTCC110
00000150H	INTP111/INTCC111
00000160H	INTP112/INTCC112
00000170H	INTP113/INTCC113
00000180H	INTP120/INTCC120
00000190H	INTP121/INTCC121
000001A0H	INTP122/INTCC122
000001B0H	INTP123/INTCC123
000001C0H	INTP130/INTCC130
000001D0H	INTP131/INTCC131
000001E0H	INTP132/INTCC132
000001F0H	INTP133/INTCC133
00000200H	INTP140/INTCC140
00000210H	INTP141/INTCC141
00000220H	INTP142/INTCC142
00000230H	INTP143/INTCC143
00000240H	INTP150/INTCC150
00000250H	INTP151/INTCC151
00000260H	INTP152/INTCC152
00000270H	INTP153/INTCC153

Table 3-3. Interrupt/Exception Table (2/2)


Start Address of Interrupt/Exception Table	Interrupt/Exception Source
00000290H	INTCM41
000002A0H	INTDMA0
000002B0H	INTDMA1
000002C0H	INTDMA2
000002D0H	INTDMA3
00000300H	INTCSI0
00000310H	INTSER0
00000320H	INTSR0
00000330H	INTST0
00000340H	INTCSI1
00000350H	INTSER1
00000360H	INTSR1
00000370H	INTST1
00000380H	INTCSI2
000003C0H	INTCSI3
00000400H	INTAD

(c) Internal ROM area relocation function

If set in single-chip mode 1, the internal ROM area is located beginning from address 100000H, so booting from external memory becomes possible.


Therefore, in order to restore correct operation after reset, provide a handler address to the reset routine at address 0 of the external memory.

Figure 3-6. Internal ROM Area in Single-Chip Mode 1




(2) Internal RAM area

4 KB of memory, addresses 3FFE000H to 3FFEFFFH, is provided as a physical internal RAM area.



(3) Internal peripheral I/O area

4 KB of memory, addresses 3FFF000H to 3FFFFFFH, is provided as an internal peripheral I/O area.



Peripheral I/O registers associated with the operating mode specification and the state monitoring for the internal peripheral I/O are all memory-mapped to the internal peripheral I/O area. Program fetches are not allowed in this area.

- Cautions 1. The least significant bit of an address is not decoded. If byte access is executed in the register at an odd address (2n + 1), the register at the even address (2n) will be accessed because of the hardware specifications.
 - 2. In the V850E/MS1, no registers exist which are capable of word access. Access the peripheral I/O registers using byte access or halfword access.
 - 3. For registers in which byte access is possible, if halfword access is executed, the higher 8 bits become undefined during the read operation, and the lower 8 bits of data are written to the register during the write operation.
 - 4. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

(4) External memory area

The following areas can be used as external memory area, excluding the reserved area from x1000000H to x2FFFFFFH.

(a) μ PD703101, 703101A, 703102, 703102A, 70F3102, 70F3102A

When in single-chip mode 0: x0100000H to x3FFDFFFH

When in single-chip mode 1: x0000000H to x00FFFFFH, x0200000H to x3FFDFFFH

When in ROMless modes 0 and 1: x0000000H to x3FFDFFFH

(b) μ PD703100, 703100A

x0000000H to x3FFDFFFH

Access to the external memory area uses the chip select signal assigned to each memory block (refer to **4.4 Bus Cycle Type Control Function**).

Note that the internal ROM, internal RAM and internal peripheral I/O areas cannot be accessed as external memory areas.

3.4.6 External expansion mode

The V850E/MS1 allows external devices to be connected to the external memory space by using the pins of ports 4, 5, 6, A, and B. Setting the external expansion mode is carried out by selecting each pin of ports 4, 5, 6, A, and B in the control mode using the MM register.

Note that the status after reset differs as shown below in accordance with the operating mode specification set by pins MODE0 to MODE3 (refer to **3.3 Operating Modes** for details of the operating modes).

(1) Status after reset in each operating mode

(a) In the case of ROMless mode 0

After reset, each pin of ports 4, 5, 6, A, and B enters the control mode, so the external expansion mode is set without changing the MM register (the external data bus width is 16 bits).

(b) In the case of ROMless mode 1

After reset, each pin of ports 4, 5, 6, A, and B enters the control mode, so the external expansion mode is set without changing the setting of the MM register (the external data bus width is 8 bits).

(c) In the case of single-chip mode 0

After reset, since the internal ROM area is accessed, each pin of ports 4, 5, 6, A, and B enters the port mode and external devices cannot be used.

Set the MM register to change to the external expansion mode.

(d) In the case of single-chip mode 1

Internal ROM area is allocated from address 100000H (Refer to **3.4.5** (1) (c) Internal ROM area relocation function). For that reason, after reset, each pin of ports 4, 5, 6, A, and B enters the control mode, and is set in the external expansion mode without changing the settings of the MM register (the external data bus width is 16 bits).

(2) Memory expansion mode register (MM)

This register sets the mode of each pin of ports 4, 5, 6, A, and B. In the external expansion mode, an external device can be connected to an external memory area of up to 32 MB. However, an external device cannot be connected to the internal RAM area, internal peripheral I/O area, and internal ROM area in single-chip modes 0 and 1 (even if connected physically, it does not become an access target.).

The MM register can be read/written in 8-bit or 1-bit units. However, bits 4 to 7 are fixed to 0.

3 2 0 Address After reset 0 0 0 0 ММЗ MM2 MM1 MM MM0 Note FFFFF04CH

Note In ROMless mode 0: 07H In single-chip mode 0: 00H In ROMless mode 1: 07H In single-chip mode 1: 07H

Bit position	Bit name		Function												
3 to 0	MM3 to MM0		-			Mode ports 4, 5	, 6, A, and	B.							
		ммз	MM2	MM1	ММО	Port 4	Port 5	Port A	Por	t B			Poi	rt 6	
		0	0	0	0	P40 to P47	P50 to P57	PA0 to PA7	PB0 to PB3	PB4,	PB6,	P60,	P62,	P64,	P66,
		0	0	0	1	D0 to D7	D8 to D15	A0 to A7	A8 to A11	PB5	PB7	P61	P63	P65	P67
		0	0	1	0					A12,					
		0	0	1	1					A13	A14,				
		0	1	0	0						A15	A16,			
		0	1	0	1							A17	A18,	400	
		0	1	1	1								AIS	A20,	Δ22
			ľ	ľ	ľ									/ _ !	A23
		1	0	0	0	P40 to P47	P50 to P57	PA0 to PA7	PB0 to PB3	PB4,	PB6,	P60,	P62,	P64,	P66,
		1	0	0	1	D0 to D7		A0 to A7	A8 to A11	PB5	PB7	P61	P63	P65	P67
		1	0	1	0					A12,					
		1	0	1	1					A13	A14,				
		1	1	0	0						A15	A16,			
		1	1	0	1							A17	A18,		
		1	1	1	0								A19		400
		1	1	1	1									A21	A22,
				1			l	1	l	1	1	l			AZS

Caution Write to the MM register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the MM register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

Remarks 1. For details of the operation of each port's pins, refer to 2.3 Description of Pin Functions.

2. The function of each port at system reset time is as shown below.

Operating mode	MM register	Port 4	Port 5	Port A	Port B	Port 6
ROMless mode 0	07H	D0 to D7	D8 to D15	A0 to A7	A8 to A15	A16 to A23
ROMless mode 1	0FH		P50 to P57			
Single-chip mode 0	00H	P40 to P47	P50 to P57	PA0 to PA7	PB0 to PB7	P60 to P67
Single-chip mode 1	07H	D0 to D7	D8 to D15	A0 to A7	A8 to A15	A16 to A23

3.4.7 Recommended use of address space

The architecture of the V850E/MS1 requires that a register that serves as a pointer be secured for address generation when accessing the operand data in the data space. An instruction can be used to directly access operand data at the address in this pointer register ±32 KB. However, the general-purpose registers that can be used as a pointer register are limited. Therefore, by minimizing the deterioration of address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be saved.

To enhance the efficiency of using the pointer in connection with the memory map of the V850E/MS1, the following points are recommended:


(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Therefore, a contiguous 64 MB space, starting from address 00000000H, unconditionally corresponds to the memory map of the program space.

(2) Data space

For the efficient use of resources using the wrap-around feature of the data space, the continuous 16 MB address spaces 00000000H to 00FFFFFH and FF000000H to FFFFFFFH of the 4 GB CPU are used as the data space. With the V850E/MS1, the 64 MB physical address space is seen as 64 images in the 4 GB CPU address space. The highest bit (bit 25) of this 26-bit address is assigned as an address sign-extended to 32 bits.

Example Application of wrap-around



When R = r0 (zero register) is specified by the LD/ST disp16 [R] instruction, an addressing range of 00000000H ± 32 KB can be referenced with a sign-extended 16-bit displacement value. By mapping the external memory in the 24 KB area in the figure, all resources including internal hardware can be accessed with one pointer.

The zero register (r0) is a register set to 0 by hardware, and eliminates the need for additional registers for the pointer.




Figure 3-7. Recommended Memory Map

Remarks 1. The arrows indicate the recommended area.

2. This is a recommended memory map when the μ PD703102 is set to single-chip mode 0, and used in external expansion mode.

3.4.8 Peripheral I/O registers

(1/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	After
				1 Bit	8 Bits	16 Bits	Reset
FFFFF000H	Port 0	P0	R/W	0	0		Undefined
FFFFF002H	Port 1	P1		0	0		
FFFFF004H	Port 2	P2		0	0		
FFFFF006H	Port 3	P3		0	0		
FFFFF008H	Port 4	P4		0	0		
FFFFF00AH	Port 5	P5		0	0		
FFFFF00CH	Port 6	P6		0	0		
FFFFF00EH	Port 7	P7	R	0	0		
FFFFF010H	Port 8	P8	R/W	0	0		
FFFFF012H	Port 9	P9		0	0		
FFFFF014H	Port 10	P10		0	0		
FFFFF016H	Port 11	P11		0	0		
FFFFF018H	Port 12	P12		0	0		
FFFFF01CH	Port A	PA		0	0		
FFFFF01EH	Port B	РВ		0	0		
FFFFF020H	Port 0 mode register	PM0		0	0		FFH
FFFFF022H	Port 1 mode register	PM1		0	0		
FFFFF024H	Port 2 mode register	PM2		0	0		
FFFFF026H	Port 3 mode register	PM3		0	0		
FFFFF028H	Port 4 mode register	PM4		0	0		
FFFFF02AH	Port 5 mode register	PM5		0	0		
FFFFF02CH	Port 6 mode register	PM6		0	0		
FFFFF030H	Port 8 mode register	PM8		0	0		
FFFFF032H	Port 9 mode register	PM9		0	0		
FFFFF034H	Port 10 mode register	PM10		0	0		
FFFFF036H	Port 11 mode register	PM11		0	0		
FFFFF038H	Port 12 mode register	PM12		0	0		
FFFFF03CH	Port A mode register	PMA		0	0		
FFFFF03EH	Port B mode register	PMB		0	0		
FFFFF040H	Port 0 mode control register	PMC0		0	0		00H
FFFFF042H	Port 1 mode control register	PMC1		0	0		
FFFFF044H	Port 2 mode control register	PMC2		0	0		01H
FFFFF046H	Port 3 mode control register	РМС3		0	0		00H
FFFFF04CH	Memory expansion mode register	MM		0	0		00H/07H/ 0FH

(2/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	(2/8) After
				1 Bit	8 Bits	16 Bits	Reset
FFFFF050H	Port 8 mode control register	PMC8	R/W	0	0		00H/FFH
FFFFF052H	Port 9 mode control register	PMC9		0	0		
FFFFF054H	Port 10 mode control register	PMC10		0	0		00H
FFFFF056H	Port 11 mode control register	PMC11		0	0		
FFFFF058H	Port 12 mode control register	PMC12		0	0		
FFFFF060H	Data wait control register 1	DWC1				0	FFFFH
FFFFF062H	Bus cycle control register	всс				0	5555H
FFFFF064H	Bus cycle type control register	вст				0	0000H
FFFFF066H	Bus size configuration register	BSC				0	5555H/ 0000H
FFFFF06AH	Data wait control register 2	DWC2		0	0		FFH
FFFFF06CH	Flyby transfer data wait control register	FDW		0	0		00H
FFFFF070H	Power-save control register	PSC		0	0		
FFFFF072H	Clock control register	СКС		0	0		
FFFFF078H	System status register	SYS		0	0		0000000×B
FFFFF084H	Baud rate generator compare register 0	BRGC0		0	0		Undefined
FFFFF086H	Baud rate generator prescaler mode register 0	BPRM0		0	0		00H
FFFFF088H	Clocked serial interface mode register 0	CSIM0		0	0		
FFFFF08AH	Serial I/O shift register 0	SIO0		0	0		Undefined
FFFFF094H	Baud rate generator compare register 1	BRGC1		0	0		
FFFFF096H	Baud rate generator prescaler mode register 1	BPRM1		0	0		00H
FFFFF098H	Clocked serial interface mode register 1	CSIM1		0	0		
FFFFF09AH	Serial I/O shift register 1	SIO1		0	0		Undefined
FFFFF0A4H	Baud rate generator compare register 2	BRGC2		0	0		
FFFFF0A6H	Baud rate generator prescaler mode register 2	BPRM2		0	0		00H
FFFFF0A8H	Clocked serial interface mode register 2	CSIM2		0	0		
FFFFF0AAH	Serial I/O shift register 2	SIO2		0	0		Undefined
FFFFF0B8H	Clocked serial interface mode register 3	CSIM3		0	0		00H
FFFFF0BAH	Serial I/O shift register 3	SIO3		0	0		Undefined
FFFFF0C0H	Asynchronous serial interface mode register 00	ASIM00		0	0		80H
FFFFF0C2H	Asynchronous serial interface mode register 01	ASIM01		0	0		00H
FFFFF0C4H	Asynchronous serial interface status register 0	ASIS0	R	0	0		
FFFFF0C8H	Receive buffer 0 (9 bits)	RXB0				0	Undefined
FFFFF0CAH	Receive buffer 0L (lower 8 bits)	RXB0L		0	0		
FFFFF0CCH	Transmit shift register 0 (9 bits)	TXS0	W			0	
FFFFF0CEH	Transmit shift register 0L (lower 8 bits)	TXS0L]		0		

(3/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	(3/8) After
				1 Bit	8 Bits	16 Bits	Reset
FFFFF0D0H	Asynchronous serial interface mode register 10	ASIM10	R/W	0	0		80H
FFFFF0D2H	Asynchronous serial interface mode register 11	ASIM11		0	0		00H
FFFFF0D4H	Asynchronous serial interface status register 1	ASIS1	R	0	0		
FFFFF0D8H	Receive buffer 1 (9 bits)	RXB1				0	Undefined
FFFFF0DAH	Receive buffer 1L (lower 8 bits)	RXB1L		0	0		
FFFFF0DCH	Transmit shift register 1 (9 bits)	TXS1	W			0	
FFFFF0DEH	Transmit shift register 1L (lower 8 bits)	TXS1L			0		
FFFFF100H	Interrupt control register	OVIC10	R/W	0	0		47H
FFFFF102H	Interrupt control register	OVIC11		0	0		
FFFFF104H	Interrupt control register	OVIC12		0	0		
FFFFF106H	Interrupt control register	OVIC13		0	0		
FFFFF108H	Interrupt control register	OVIC14		0	0		
FFFFF10AH	Interrupt control register	OVIC15		0	0		
FFFFF10CH	Interrupt control register	CMIC40		0	0		
FFFFF10EH	Interrupt control register	CMIC41		0	0		
FFFFF110H	Interrupt control register	P10IC0		0	0		
FFFFF112H	Interrupt control register	P10IC1		0	0		
FFFFF114H	Interrupt control register	P10IC2		0	0		
FFFFF116H	Interrupt control register	P10IC3		0	0		
FFFFF118H	Interrupt control register	P11IC0		0	0		
FFFFF11AH	Interrupt control register	P11IC1		0	0		
FFFFF11CH	Interrupt control register	P11IC2		0	0		
FFFFF11EH	Interrupt control register	P11IC3		0	0		
FFFFF120H	Interrupt control register	P12IC0		0	0		
FFFFF122H	Interrupt control register	P12IC1		0	0		
FFFFF124H	Interrupt control register	P12IC2		0	0		
FFFFF126H	Interrupt control register	P12IC3		0	0		
FFFFF128H	Interrupt control register	P13IC0		0	0		
FFFFF12AH	Interrupt control register	P13IC1		0	0		
FFFFF12CH	Interrupt control register	P13IC2		0	0		
FFFFF12EH	Interrupt control register	P13IC3		0	0		
FFFFF130H	Interrupt control register	P14IC0		0	0		
FFFFF132H	Interrupt control register	P14IC1		0	0		
FFFFF134H	Interrupt control register	P14IC2		0	0		
FFFFF136H	Interrupt control register	P14IC3		0	0		

(4/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	ts for Mani	pulation	After
				1 Bit	8 Bits	16 Bits	Reset
FFFFF138H	Interrupt control register	P15IC0	R/W	0	0		47H
FFFFF13AH	Interrupt control register	P15IC1		0	0		
FFFFF13CH	Interrupt control register	P15IC2		0	0		
FFFFF13EH	Interrupt control register	P15IC3		0	0		
FFFFF140H	Interrupt control register	DMAIC0		0	0		
FFFFF142H	Interrupt control register	DMAIC1		0	0		
FFFFF144H	Interrupt control register	DMAIC2		0	0		
FFFFF146H	Interrupt control register	DMAIC3		0	0		
FFFFF148H	Interrupt control register	CSIC0		0	0		
FFFFF14AH	Interrupt control register	CSIC1		0	0		
FFFFF14CH	Interrupt control register	CSIC2		0	0		
FFFFF14EH	Interrupt control register	CSIC3		0	0		
FFFFF150H	Interrupt control register	SEIC0		0	0		
FFFFF152H	Interrupt control register	SRIC0		0	0		
FFFFF154H	Interrupt control register	STIC0		0	0		
FFFFF156H	Interrupt control register	SEIC1		0	0		
FFFFF158H	Interrupt control register	SRIC1		0	0		
FFFFF15AH	Interrupt control register	STIC1		0	0		
FFFFF15CH	Interrupt control register	ADIC		0	0		
FFFFF166H	In-service priority register	ISPR	R	0	0		00H
FFFFF170H	Command register	PRCMD	W		0		Undefined
FFFFF180H	External interrupt mode register 0	INTM0	R/W	0	0		00H
FFFFF182H	External interrupt mode register 1	INTM1		0	0		
FFFFF184H	External interrupt mode register 2	INTM2		0	0		
FFFFF186H	External interrupt mode register 3	INTM3		0	0		
FFFFF188H	External interrupt mode register 4	INTM4		0	0		
FFFFF18AH	External interrupt mode register 5	INTM5		0	0		
FFFFF18CH	External interrupt mode register 6	INTM6		0	0		
FFFFF1A0H	DMA source address register 0H	DSA0H				0	Undefined
FFFFF1A2H	DMA source address register 0L	DSA0L				0	
FFFFF1A4H	DMA destination address register 0H	DDA0H	1			0]
FFFFF1A6H	DMA destination address register 0L	DDA0L	1			0]
FFFFF1A8H	DMA source address register 1H	DSA1H				0	1
FFFFF1AAH	DMA source address register 1L	DSA1L				0	1
FFFFF1ACH	DMA destination address register 1H	DDA1H				0	1
FFFFF1AEH	DMA destination address register 1L	DDA1L				0	1

(5/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	(5/8) After
		-,		1 Bit	8 Bits	16 Bits	Reset
FFFFF1B0H	DMA source address register 2H	DSA2H	R/W			0	Undefined
FFFFF1B2H	DMA source address register 2L	DSA2L				0	
FFFFF1B4H	DMA destination address register 2H	DDA2H				0	
FFFFF1B6H	DMA destination address register 2L	DDA2L				0	
FFFFF1B8H	DMA source address register 3H	DSA3H				0	
FFFFF1BAH	DMA source address register 3L	DSA3L				0	
FFFFF1BCH	DMA destination address register 3H	DDA3H				0	
FFFFF1BEH	DMA destination address register 3L	DDA3L				0	
FFFFF1E0H	DMA byte count register 0	DBC0				0	
FFFFF1E2H	DMA byte count register 1	DBC1				0	
FFFFF1E4H	DMA byte count register 2	DBC2				0	
FFFFF1E6H	DMA byte count register 3	DBC3				0	
FFFFF1F0H	DMA addressing control register 0	DADC0				0	0000H
FFFFF1F2H	DMA addressing control register 1	DADC1				0	
FFFFF1F4H	DMA addressing control register 2	DADC2				0	
FFFFF1F6H	DMA addressing control register 3	DADC3				0	
FFFFF200H	DRAM configuration register 0	DRC0				0	3FC1H
FFFFF202H	DRAM configuration register 1	DRC1				0	
FFFFF204H	DRAM configuration register 2	DRC2				0	
FFFFF206H	DRAM configuration register 3	DRC3				0	
FFFFF210H	Refresh control register 0	RFC0				0	0000H
FFFFF212H	Refresh control register 1	RFC1				0	
FFFFF214H	Refresh control register 2	RFC2				0	
FFFFF216H	Refresh control register 3	RFC3				0	
FFFFF218H	Refresh wait control register	RWC		0	0		00H
FFFFF220H	DRAM type configuration register	DTC				0	0000H
FFFFF224H	Page ROM configuration register	PRC		0	0		E0H
FFFFF230H	Timer overflow status register	TOVS		0	0		00H
FFFFF240H	Timer unit mode register 10	TUM10				0	0000H
FFFFF242H	Timer control register 10	TMC10		0	0		00H
FFFFF244H	Timer output control register 10	TOC10		0	0		
FFFFF250H	Timer 10	TM10	R			0	0000H
FFFFF252H	Capture/compare register 100	CC100	R/W			0	Undefined
FFFFF254H	Capture/compare register 101	CC101				0	
FFFFF256H	Capture/compare register 102	CC102				0	
FFFFF258H	Capture/compare register 103	CC103				0	

(6/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	ts for Mani	pulation	(6/8) After
		,,,,,,		1 Bit	8 Bits	16 Bits	Reset
FFFFF260H	Timer unit mode register 11	TUM11	R/W			0	0000H
FFFFF262H	Timer control register 11	TMC11		0	0		00H
FFFFF264H	Timer output control register 11	TOC11		0	0		
FFFFF270H	Timer 11	TM11	R			0	0000H
FFFFF272H	Capture/compare register 110	CC110	R/W			0	Undefined
FFFFF274H	Capture/compare register 111	CC111				0	
FFFFF276H	Capture/compare register 112	CC112				0	
FFFFF278H	Capture/compare register 113	CC113				0	
FFFFF280H	Timer unit mode register 12	TUM12				0	0000H
FFFFF282H	Timer control register 12	TMC12		0	0		00H
FFFFF284H	Timer output control register 12	TOC12		0	0		
FFFFF290H	Timer 12	TM12	R			0	0000H
FFFFF292H	Capture/compare register 120	CC120	R/W			0	Undefined
FFFFF294H	Capture/compare register 121	CC121				0	
FFFFF296H	Capture/compare register 122	CC122				0	
FFFFF298H	Capture/compare register 123	CC123				0	
FFFFF2A0H	Timer unit mode register 13	TUM13				0	0000H
FFFFF2A2H	Timer control register 13	TMC13		0	0		00H
FFFFF2A4H	Timer output control register 13	TOC13		0	0		
FFFFF2B0H	Timer 13	TM13	R			0	0000H
FFFFF2B2H	Capture/compare register 130	CC130	R/W			0	Undefined
FFFFF2B4H	Capture/compare register 131	CC131				0	
FFFFF2B6H	Capture/compare register 132	CC132				0	
FFFFF2B8H	Capture/compare register 133	CC133				0	
FFFFF2C0H	Timer unit mode register 14	TUM14				0	0000H
FFFFF2C2H	Timer control register 14	TMC14		0	0		00H
FFFFF2C4H	Timer output control register 14	TOC14		0	0		
FFFFF2D0H	Timer 14	TM14	R			0	0000H
FFFFF2D2H	Capture/compare register 140	CC140	R/W			0	Undefined
FFFFF2D4H	Capture/compare register 141	CC141				0	
FFFFF2D6H	Capture/compare register 142	CC142				0	
FFFFF2D8H	Capture/compare register 143	CC143				0	
FFFFF2E0H	Timer unit mode register 15	TUM15				0	0000H
FFFFF2E2H	Timer control register 15	TMC15		0	0		00H
FFFFF2E4H	Timer output control register 15	TOC15		0	0		
FFFFF2F0H	Timer 15	TM15	R			0	0000H

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	(7/8) After
	Ţ			1 Bit	8 Bits	16 Bits	Reset
FFFFF2F2H	Capture/compare register 150	CC150	R/W			0	Undefined
FFFF2F4H	Capture/compare register 151	CC151				0	
FFFFF2F6H	Capture/compare register 152	CC152				0	
FFFFF2F8H	Capture/compare register 153	CC153				0	
FFFFF342H	Timer control register 40	TMC40		0	0		00H
FFFFF346H	Timer control register 41	TMC41		0	0		
FFFFF350H	Timer 40	TM40	R			0	0000H
FFFFF352H	Compare register 40	CM40	R/W			0	Undefined
FFFFF354H	Timer 41	TM41	R			0	0000H
FFFFF356H	Compare register 41	CM41	R/W			0	Undefined
FFFFF380H	A/D converter mode register 0	ADM0		0	0		00H
FFFFF382H	A/D converter mode register 1	ADM1		0	0		07H
FFFFF390H	A/D conversion result register 0	ADCR0	R			0	Undefined
FFFFF392H	A/D conversion result register 0H	ADCR0H		0	0		
FFFFF394H	A/D conversion result register 1	ADCR1				0	
FFFFF396H	A/D conversion result register 1H	ADCR1H		0	0		
FFFFF398H	A/D conversion result register 2	ADCR2				0	
FFFFF39AH	A/D conversion result register 2H	ADCR2H		0	0		
FFFFF39CH	A/D conversion result register 3	ADCR3				0	
FFFFF39EH	A/D conversion result register 3H	ADCR3H		0	0		
FFFFF3A0H	A/D conversion result register 4	ADCR4				0	
FFFFF3A2H	A/D conversion result register 4H	ADCR4H		0	0		
FFFFF3A4H	A/D conversion result register 5	ADCR5				0	
FFFFF3A6H	A/D conversion result register 5H	ADCR5H		0	0		
FFFFF3A8H	A/D conversion result register 6	ADCR6				0	
FFFFF3AAH	A/D conversion result register 6H	ADCR6H		0	0		
FFFFF3ACH	A/D conversion result register 7	ADCR7				0	
FFFFF3AEH	A/D conversion result register 7H	ADCR7H		0	0		
FFFFF41AH	Port X	PX	R/W	0	0		
FFFFF43AH	Port X mode register	PMX	W		0		FFH
FFFFF45AH	Port X mode control register	PMCX			0		00H/E0H
FFFFF580H	Port/control select register 0	PCS0	R/W	0	0		00H
FFFFF582H	Port/control select register 1	PCS1		0	0		
FFFFF586H	Port/control select register 3	PCS3		0	0		
FFFFF590H	Port/control select register 8	PCS8		0	0]
FFFFF594H	Port/control select register 10	PCS10		0	0		

(8/8)

Address	Function Register Name	Symbol	R/W	Bit Unit	s for Mani	pulation	After
				1 Bit	8 Bits	16 Bits	Reset
FFFFF596H	Port/control select register 11	PCS11	R/W	0	0		00H
FFFFF5D0H	DMA disable status register	DDIS	R	0	0		
FFFFF5D2H	DMA restart register	DRST	R/W	0	0		
FFFFF5E0H	DMA trigger factor register 0	DTFR0		0	0		
FFFFF5E2H	DMA trigger factor register 1	DTFR1		0	0		
FFFFF5E4H	DMA trigger factor register 2	DTFR2		0	0		
FFFFF5E6H	DMA trigger factor register 3	DTFR3		0	0		
FFFF5F0H	DMA channel control register 0	DCHC0		0	0		
FFFF5F2H	DMA channel control register 1	DCHC1		0	0		
FFFF5F4H	DMA channel control register 2	DCHC2		0	0		
FFFFF5F6H	DMA channel control register 3	DCHC3		0	0	·	

3.4.9 Specific registers

Specific registers are registers that are protected from being written with illegal data due to erroneous program execution, etc. The write access of these specific registers is executed in a specific sequence, and if abnormal store operations occur, the system status register (SYS) is notified. The V850E/MS1 has two specific registers, the clock control register (CKC) and the power-save control register (PSC). For details of the CKC register, refer to **8.3.3** and for details of the PSC register, refer to **8.5.2**.

The access sequence to the specific registers is shown below.

The following sequence shows the data setting of the specific registers.

- <1> Prepare data in the desired general-purpose register to be set in the specific register.
- <2> Write the general-purpose register prepared in <1> in the command register (PRCMD).
- <3> Write to the specific register using the general-purpose register prepared in <1> (do this using the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <4> If the system moves to the IDLE or software STOP mode, insert a NOP instruction (1 instruction).

```
Example <1> MOV 0x04, r10 
<2> ST.B r10, PRCMD [r0] 
<3> ST.B r10, PSC [r0] 
<4> NOP
```

No special sequence is required when reading the specific registers.

Caution Do not write to the PRCMD register or to a specific register by DMA transfer.

Remarks 1. A store instruction to a command register does not acknowledge interrupts.

This coding is made on the assumption that <1> and <2> above are executed by the program with consecutive store instructions. If another instruction is placed between <1> and <2>, when an interrupt is received by that instruction, the above sequence may not be established, and a malfunction of the program may result.

- 2. The data written in the PRCMD register is dummy data, but use the same general-purpose register for writing to the PRCMD register (<2> in the example above) as was used in setting data in the specific register (<3> in the example above). Addressing is the same when a general-purpose register is used.
- 3. It is necessary to insert 1 or more NOP instructions just after a store instruction to the PSC register to set software STOP or IDLE mode. When cancelling each power-save mode by interrupt, or when resetting after executing interrupt servicing, start execution from the next instruction without executing the instruction just after the store instruction.

[Example of Description]

ST reg_code, PRCMD ; PRCMD write

(reg_code: Registration code)

ST data, PSC ; Setting of the PSC register

NOP ; Dummy instruction (1 instruction)

(next instruction) ; Execution routine after releasing the software

STOP/IDLE mode

The case where bit manipulation instructions are used in the PSC register settings is the same.

(1) Command register (PRCMD)

The command register (PRCMD) is a register used to set protection when write-accessing a specific register to prevent illegal writing due to an inadvertent program loop.


This register can be written in 8-bit units. It becomes undefined when read.

The occurrence of illegal store operations can be checked by the PRERR bit of the SYS register.

	7	6	5	4	3	2	1	0		
PRCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	Address FFFFF170H	After reset Undefined
·									111111111111	Ondenned
Bit position Bit name				Function						
7 to 0	REG REG		Registrati	on Code						
			Specific register Registration code							
		CKC		Any 8	Any 8-bit data					
		PSC Any 8-bit data								

(2) System status register (SYS)

This register is assigned status flags showing the operating state of the entire system. This register can be read/written in 8-bit or 1-bit units.



Bit position	Bit name	Function
4	PRERR	Protection Error Flag This is a cumulative flag that shows that writing to a specific register was not done in the correct sequence and that a protection error occurred Note. 0: Protection error did not occur 1: Protection error occurred
0	LOCK	Lock Status Flag This is an exclusive readout flag. It shows that the PLL is in the locked state (for details, refer to 8.4 PLL Lockup). 0: Locked. 1: Unlocked.

Note The operating conditions of PRERR flag are shown below.

- Set conditions (PRERR = 1)
- <1> If the store instruction most recently executed to peripheral I/O does not write data to the PRCMD register, but to a specific register.
- <2> If the first store instruction executed after the write operation to the PRCMD register is to a peripheral I/O register other than the specific registers.
- Reset conditions:
- <1> When 0 is written to the PRERR flag of the SYS register.
- (PRERR = 0)
- <2> At system reset.

CHAPTER 4 BUS CONTROL FUNCTION

The V850E/MS1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

4.1 Features

- 16-bit/8-bit data bus sizing function
- 8-space chip select output function
- Wait function
 - Programmable wait function: up to 7 wait states can be inserted for each memory block
 - External wait function via WAIT pin
- Idle state insertion function
- · Bus mastership arbitration function
- Bus hold function
- Connection to external devices enabled via alternate function pins

4.2 Bus Control Pins


The following pins are used for connecting to external devices:

Bus Control Pin (Function When in Control Mode)	Function When in Port Mode	Register That Performs Port/Control Mode Switching
Data bus (D0 to D7)	P40 to P47 (Port 4)	ММ
Data bus (D8 to D15)	P50 to P57 (Port 5)	ММ
Address bus (A0 to A7)	PA0 to PA7 (Port A)	ММ
Address bus (A8 to A15)	PB0 to PB7 (Port B)	ММ
Address bus (A16 to A23)	P60 to P67 (Port 6)	ММ
Chip select (CS0 to CS7, RAS0 to RAS7, IORD, IOWR)	P80 to P87 (Port 8)	PMC8
Read/write control (LCAS, UCAS, LWR, UWR, RD, WE, OE)	P90 to P93, P95 (Port 9)	PMC9
Bus cycle start (BCYST)	P94 (Port 9)	PMC9
External wait control (WAIT)	PX6 (Port X)	PMCX
Bus hold control (HLDAK, HLDRQ)	P96, P97 (Port 9)	PMC9
DRAM refresh control (REFRQ)	PX5 (Port X)	PMCX
Internal system clock (CLKOUT)	PX7 (Port X)	PMCX

Remark In the case of single-chip mode 1 and ROMless modes 0 and 1, when the system is reset, each bus control pin becomes unconditionally valid (however, D8 to D15 are valid only in single-chip mode 1 and ROMless mode 0). For details, refer to **3.4.6 External expansion mode**.

4.3 Memory Block Function

The 64 MB memory space is divided into memory blocks of 2 MB, 4 MB, and 8 MB units. The programmable wait function and bus cycle operating mode can be independently controlled for each individual memory block.



Note When in single-chip mode 1 and ROMless modes 0 and 1, this becomes an external memory area. When in single-chip mode 1, addresses 0100000H to 01FFFFF become internal ROM area.

4.4 Bus Cycle Type Control Function


In the V850E/MS1, the following external devices can be connected directly to each memory block.

- SRAM, external ROM, external I/O
- Page ROM
- DRAM

Connected external devices are specified by the bus cycle type configuration register (BCT).

4.4.1 Bus cycle type configuration register (BCT)

This register can be read/written in 16-bit units.



Bit position	Bit name		Function						
15 to 0	BTn1, BTn0 (n = 7 to 0)	Bus Cycle Typ Specifies the e		e connected to memory block n.					
		BTn1	BTn0	External device connected directly to memory block n					
		0	0 0 SRAM, external ROM, external I/O						
		0	0 1 Page ROM						
		1	0	DRAM ^{Note}					
		1	1 1 Setting prohibited						

Note Using the DTC register, one DRAM access type setting can be selected out of 4 types for each memory block (refer to **5.3.5 DRAM type configuration register (DTC)**).

Caution Write to the BCT register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BCT register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

CHAPTER 4 BUS CONTROL FUNCTION

The chip select signal ($\overline{CS0}/\overline{RAS0}$ to $\overline{CS7}/\overline{RAS7}$) is output as follows in correspondence with blocks 0 to 7.

External Device Memory Block	SRAM, External ROM, External I/O Page ROM	DRAM
Block 0 ^{Note 1}	CS0	RAS0
Block 1	CS1	RAS1
Block 2	CS2	RAS2
Block 3	CS3	RAS3
Block 4	CS4	RAS4
Block 5	CS5	RAS5
Block 6	CS6	RAS6
Block 7 ^{Note 2}	CS7	RAS7

Notes 1. Except internal ROM area.

2. Except internal RAM area and internal peripheral I/O area.

4.5 Bus Access

4.5.1 Number of access clocks

The number of basic clocks necessary for accessing each resource is as follows.

		Bus Cycle	e Configuration	Instructi	on Fetch	Operand Data Access	
Resource (Bu	s Width)			Normal Access	Burst Access	Normal Access	Burst Access
Internal ROM	(32 bits)			1	_	3	_
Internal RAM	(32 bits)			1 or 2	_	1	_
Internal periph	eral I/O (1	16 bits)		_	_	3 + n	_
External	SRAM,	SRAM, external ROM, external I/O (16/8 bits)			_	2 + n	_
device		During DMA flyby transfer		_	_	2 + n	_
	Page R	OM (16/8 bits)		2 + n	2 + n	2 + n	2 + n
	High-sp	peed page DRAM (16/8	bits)	3 + n	2 + n	3 + n	2 + n
		During DMA flyby	During read	_	_	3 + n	2 + n
		transfer	During write	_	_	3 + n	3 + n
	EDO DRAM (16/8 bits)			3 + n	1 + n	3 + n	1 + n
		During DMA flyby	During read	_	_	3 + n	2 + n
		transfer	During write	_	_	3 + n	3 + n

Remarks 1. Unit: Clock/access

2. n: Number of wait insertions

(1) Internal peripheral I/O interface

The contents of the access to internal peripheral I/O are not output to the external bus. Therefore, during instruction fetch access, internal peripheral I/O access can be performed in parallel.

Internal peripheral I/O access is basically 3-clock access. However, on some occasions, access to internal peripheral I/O registers with timer/counter functions also involves a wait.

Internal Peripheral I/O Register	Access	Waits	Clock Cycles
CC1n0 to CC1n3,	Read	1	4
TM1n (n = 0 to 5)	Write	0/1	3/4
CM40, CM41	Read	0	3
	Write	0/1	3/4
TM40, TM41	Read	0/1	3/4
	Write	0	3
Other	Read	0	3
	Write	0	3


4.5.2 Bus sizing function

The V850E/MS1 is provided with a bus sizing function that is used to control the data bus width of each memory block.

The data bus width is specified by using the bus size configuration register (BSC).

(1) Bus size configuration register (BSC)

This register can be read/written in 16-bit units.



Note When in single-chip modes 0, 1: 5555H When in ROMless mode 0: 5555H

When in ROMless mode 1: 0000H


Bit position	Bit name			Function
15 to 0	BSn1, BSn0 (n = 7 to 0)	Data Bus Widt Sets the data		nemory block n.
		BSn1	BSn0	Data bus width of memory block n
		0	0	8 bits
		0	1	16 bits
		1	Arbitrary	RFU (Reserved)

- Cautions 1. Write to the BSC register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BSC register is complete. However, it is possible to access external memory areas whose initialization settings are complete.
 - 2. The in-circuit emulator (IE-703102-MC) for the V850E/MS1 does not support 8-bit width external ROM emulation.
 - 3. When 8-bit data bus width is selected, only the write signal LWR becomes active; UWR does not become active.


4.5.3 Bus width

The V850E/MS1 carries out external memory access in 8-, 16-, or 32-bit units. The following shows the operation for each access. All data is accessed in order from the lower side.

- (1) Byte access (8 bits)
 - (a) When the data bus width is 16 bits




(b) When the data bus width is 8 bits




(2) Halfword access (16 bits)

In halfword access to external memory, data is exchanged as is, or accessed in the order of lower byte, then higher byte.

(a) When the data bus width is 16 bits




(b) When the data bus width is 8 bits




(3) Word access (32 bits)

In word access to external memory, data is accessed in order from the lower halfword, then the higher halfword, or in order from the lowest byte to the highest byte.

(a) When the data bus width is 16 bits



(b) When the data bus width is 8 bits



4.6 Wait Function

4.6.1 Programmable wait function

With the aim of realizing easy interfacing with low-speed memory or with I/Os, it is possible to insert up to 7 data wait states in the starting bus cycle for each memory block.

The number of wait states can be set by data wait control registers 1 and 2 (DWC1, DWC2) and can be specified by program. Just after system reset, all blocks have 7 data wait states inserted.

(1) Data wait control registers 1, 2 (DWC1, DWC2)

The DWC1 register can be read/written in 16-bit units and the DWC2 register in 8-bit or 1-bit units.

DWC1	15 14 DW71 DW70	13 12 DW61 DW60	11 10 DW51 DW50	9 8 DW41 DW40	7 6	5 4 DW21 DW20	3 2 DW11 DW10	1 O	Address FFFFF060H	After reset FFFFH
Memory block	7	6	5	4	3	2	1	0		
	7	6	5	4	3	2	1	0		
DWC2	DW72	DW62	DW52	DW42	DW32	DW22	DW12	DW02	Address FFFFF06AH	After reset FFH
Memory block	7	6	5	4	3	2	1	0		

Register name	Bit position	Bit name	Function					
DWC1	15 to 0	DWn1, DWn0 (n = 7 to 0)	•			ates inserted in memory block n. e set in combination.		
			DWn2	DWn1	DWn0	Number of wait states inserted in memory block n		
			0	0	0	0		
DWC2	7 to 0	DWn2	0	0	1	1		
		(n = 7 to 0)	0	1	0	2		
			0	1	1	3		
			1	0	0	4		
			1	0	1	5		
			1	1	0	6		
			1	1	1	7		

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable waits and ordinarily no wait access is carried out. Neither is the internal peripheral I/O area subject to programmable wait states, with wait control performed only by each peripheral function.
 - 2. In the following cases, the settings of registers DWC1 and DWC2 are invalid (wait control is performed by each memory controller).
 - DRAM access
 - Page ROM on-page access
 - 3. Write to the DWC1 and DWC2 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DWC1 and DWC2 registers is complete. However, it is possible to access external memory areas whose initialization settings are complete.

4.6.2 External wait function


When an extremely slow device, I/O, or asynchronous system is connected, any number of wait states can be inserted in a bus cycle by the external wait pin (\overline{WAIT}) to synchronize with the external device.

Just as with programmable waits, access to internal ROM, internal RAM and internal peripheral I/O areas cannot be controlled by external waits.

The external WAIT signal can be input asynchronously to CLKOUT and is sampled at the falling edge of the clock in the T1 and TW states of the bus cycle. If the setup/hold time in the sampling timing is not satisfied, a wait may or may not be inserted in the next state.

4.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as a result of an OR operation between the wait cycles specified by the set value of programmable wait and the wait cycles controlled by the $\overline{\text{WAIT}}$ pin. In other words, the number of wait cycles is determined by whichever has the most cycles.



For example, if the programmable wait is two waits, and the timing of the $\overline{\text{WAIT}}$ pin input signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 4-1. Example of Inserting Wait States

4.6.4 Bus cycles in which wait function is valid

In the V850E/MS1, the number of waits can be specified according to the type of memory specified for each memory block.

The registers that set the bus cycles and waits in which the wait function is valid are as shown below.

Table 4-1. Bus Cycles in Which Wait Function Is Valid (1/2)

	Bus Cycle		Type of Wait	Programmable Wait	Setting	Wait by
				Higher Order: Register Lower Order: Bit	Number of Waits	WAIT Pin
SRAM, external ROM	l, external I/O cycl	e	Data access wait	DWC1, DWC2	0 to 7	0
				DWxx		
Page ROM cycle	Off-page		Data access wait	DWC1, DWC2	0 to 7	0
				DWxx		
	On-page		Data access wait	PRC	0 to 7	0
				PRW0 to PRW2		
EDO DRAM, high-	Read access	Off-page	RAS precharge	DRCn	0 to 3	×
speed page DRAM				RPC0n, RPC1n		
cycle			Row address hold	DRCn	0 to 3	×
				RHC0n, RHC1n		
			Data access wait	DRCn	0 to 3	Note
				DAC0n, DAC1n	1	
		On-page	e CAS precharge	DRCn	0 to 3	×
				CPC0n, CPC1n		
			Data access wait	DRCn	0 to 3	×
				DAC0n, DAC1n		
	Write access	Off-page	RAS precharge	DRCn	0 to 3	×
				RPC0n, RPC1n		
			Row address hold	DRCn	0 to 3	Note
				RHC0n, RHC1n		
			Data access wait	DRCn	0 to 3	×
				DAC0n, DAC1n		
		On-page	CAS precharge	DRCn	0 to 3	×
				CPC0n, CPC1n		
			Data access wait	DRCn	0 to 3	×
				DAC0n, DAC1n		
CBR refresh cycle			RAS precharge	RWC	0 to 3	×
				RRW0, RRW1		
			RAS active width	RWC	0 to 7	×
				RCW0 to RCW2		

Note EDO DRAM cycle: \times High-speed page DRAM cycle:O

Remarks 1. O: Valid ×: Invalid

2. n = 0 to 3

xx = 00 to 02, 10 to 12, 20 to 22, 30 to 32, 40 to 42, 50 to 52, 60 to 62, 70 to 72

Table 4-1. Bus Cycles in Which Wait Function Is Valid (2/2)

	Bus Cycle		Type of Wa	ait	Programmable Wait	Wait by WAIT Pin	
					Higher Order: Register Lower Order: Bit		
CBR self-refresh cycl	le		RAS precharg	ge	RWC	0 to 3	×
					RRW0, RRW1		
			RAS active wi	idth	RWC	0 to 7	×
					RCW0 to RCW2		
			Self-refresh		RWC	0 to 14	×
			release width		SRW0 to SRW2		
DMA flyby transfer	External I/O ↔	SRAM	Data access	TW	DWC1, DWC2	0 to 7	0
cycle			wait		DWxx		
				TF	FDW	0, 1	×
					FDWm		
	$DRAM \to$	Off-page	RAS precharge		DRCn	0 to 3	×
	External I/O				RPC0n, RPC1n		
			Row address	hold	DRCn	0 to 3	×
					RHC0n, RHC1n		
			Data access	TW	DRCn	0 to 3	0
			wait		DAC0n, DAC1n		
				TF	FDW	0, 1	×
					FDWm		
		On-page	e CAS precharge		DRCn	0 to 3	×
					CPC0n, CPC1n		
			Data access	TW	DRCn	0 to 3	0
	External I/O		wait		DAC0n, DAC1n		
				TF	FDW	0, 1	×
					FDWm		
		Off-page	RAS precharg	je	DRCn	0 to 3	×
	\rightarrow DRAM				RPC0n, RPC1n		
			Row address	hold	DRCn	0 to 3	0
					RHC0n, RHC1n		
			Data access	TW	DRCn	0 to 3	×
			wait		DAC0n, DAC1n		
				TF	FDW	0, 1	×
					FDWm		
		On-page	CAS precharge		DRCn	1 to 3	0
				1	CPC0n, CPC1n		
			Data access	TW	DRCn	0 to 3	×
			wait		DAC0n, DAC1n		
				TF	FDW	0, 1	×
					FDWm		

Remarks 1. O: Valid x: Invalid

2. n = 0 to 3

m = 0 to 7

xx = 00 to 02, 10 to 12, 20 to 22, 30 to 32, 40 to 42, 50 to 52, 60 to 62, 70 to 72

4.7 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices, an idle state (TI) can be inserted into the current bus cycle after the T2 state in order to meet the data output float delay time (tDF) on memory read accesses for each memory block. The bus cycle following the T2 state starts after the idle state is inserted.


Specifying insertion of the idle state is programmable by setting the bus cycle control register (BCC).

Immediately after the system reset is released, idle state insertion is automatically programmed for all memory blocks.

The idle state is inserted only if the read cycle is followed by a write cycle.

(1) Bus cycle control register (BCC)


This register can be read/written in 16-bit units.



Bit position	Bit name			Function
15 to 0	BCn1, BCn0 (n = 7 to 0)	Bus Cycle Specifies inse	rtion of an idle	e state in memory block n.
		BCn1	BCn0	Idle state in memory block n
		0	0	Not inserted
		0	1	Inserted
		1	Arbitrary	RFU (Reserved)

- Cautions 1. The internal ROM, internal RAM and internal peripheral I/O areas are not subject to insertion of an idle state.
 - 2. Write to the BCC register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BCC register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

(2) Idle state insertion timing



4.8 Bus Hold Function

4.8.1 Outline of function

If the P96 and P97 pins are specified in the control mode, the HLDAK and HLDRQ functions become valid.

If it is determined that the $\overline{\text{HLDRQ}}$ pin has become active (low level) as a bus acquisition request from another bus master, the external address/data bus and each strobe pin are shifted to high impedance and released (bus hold state). If the $\overline{\text{HLDRQ}}$ pin becomes inactive (high level) and the bus acquisition request is canceled, driving of these pins begins again.

During the bus hold interval, internal operations in the V850E/MS1 continue until there is external memory access.

The bus hold state can be known by the HLDAK pin becoming active (low level).

In a multiprocessor configuration, etc., a system that has multiple bus masters can be configured.


Note that bus hold requests are not received at the following timings.


Caution The HLDRQ function is invalid during the reset period. When the RESET pin and HLDRQ pin are made active simultaneously, and then the RESET pin is made inactive, the HLDAK pin becomes active after a one-clock idle cycle has been inserted. Note that for a power-on-reset, even if the RESET pin and HLDRQ pin are made active simultaneously, and then the RESET pin is made inactive, the HLDAK pin does not become active. When a bus master other than the V850E/MS1 is externally connected, execute arbitration at the moment of power-on using the RESET signal.

State	Data Bus Width	Access Configuration	Timing at Which Bus Hold Request Will Not Be Received
CPU bus lock	16 bits	Word access to even address	Between 1st and 2nd times
		Word access to odd address	Between 1st and 2nd times
			Between 2nd and 3rd times
		Halfword access to odd address	Between 1st and 2nd times
	8 bits	Word access	Between 1st and 2nd times
			Between 2nd and 3rd times
			Between 3rd and 4th times
		Halfword access	Between 1st and 2nd times
Read modify write access by bit manipulation instruction	_	_	Between read access and write access

4.8.2 Bus hold procedure

The procedure of the bus hold function is illustrated below.






4.8.3 Operation in power-save mode

In the STOP or IDLE mode, the internal system clock is stopped. Consequently, the bus hold state is not set since the $\overline{\text{HLDRQ}}$ pin cannot be acknowledged even if it becomes active.

In the HALT mode, the $\overline{\text{HLDAK}}$ pin immediately becomes active when the $\overline{\text{HLDRQ}}$ pin becomes active, and the bus hold state is set. When the $\overline{\text{HLDRQ}}$ pin becomes inactive, the $\overline{\text{HLDAK}}$ pin becomes inactive. As a result, the bus hold state is cleared, and the HALT mode is set again.

4.8.4 Bus hold timing



Note If HLDRQ signal is inactive (high level) at this sampling timing, bus hold state is not entered.

Remarks 1. The circle indicates the sampling timing.

- 2. The broken lines indicate high impedance.
- **3.** n = 0 to 7
- 4. Timing from DRAM access to bus hold state.

4.9 Bus Priority

There are five external bus cycles: bus hold, instruction fetch, operand data access, DMA cycle and refresh cycle. Bus hold is given the highest priority, followed by the refresh cycle, DMA cycle, instruction fetch and operand data access in that order.

An instruction fetch may be inserted between a read access and write access during a read modify write access. Also, an instruction fetch may be inserted between bus accesses when the CPU bus clock is used.

Priority External Bus Cycle Bus Master

High Bus hold External device

Refresh cycle DRAM controller

DMA cycle DMA controller

Instruction fetch CPU

Operand data access CPU

Table 4-2. Bus Priority Order

4.10 Boundary Operation Conditions

4.10.1 Program space

- (1) Branching to the peripheral I/O area or successive fetches from the internal RAM area to the internal peripheral I/O area are prohibited. In terms of hardware, fetching the NOP opcode continues, and fetching from the external memory is not performed.
- (2) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation (invalid fetch) that straddles over the internal peripheral I/O area does not occur when instruction fetch is performed.
- (3) In burst fetch mode, if an instruction fetch is performed for contiguous memory blocks, the burst fetch is terminated at the upper limit of a block, and the startup cycle is started at the lower limit of the next block.
- (4) Burst fetch is valid only in the external memory area. In memory block 7, it is terminated when the internal address count value has reached the upper limit of the external memory area.

4.10.2 Data space

The V850E/MS1 incorporates an address misalign function.

Through this function, regardless of the data format (word data, halfword data), data can be allocated to all addresses. However, in the case of word data and halfword data, if data is not subject to boundary alignment, the bus cycle will be generated at least 2 times and bus efficiency will drop.

(1) In the case of halfword-length data access

When the lowest bit of the address is 1, the byte length bus cycle will be generated 2 times.

(2) In the case of word-length data access

- (a) When the lowest bit of the address is 1, bus cycles will be generated in the order of byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle.
- (b) When the lower 2 bits of the address are 10, a halfword-length bus cycle will be generated 2 times.


CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION

5.1 SRAM, External ROM, External I/O Interface

5.1.1 SRAM connections


An example of connection to SRAM is shown below.

Figure 5-1. Example of Connection to SRAM



5.1.2 SRAM, external ROM, external I/O access








Figure 5-2. SRAM, External ROM, External I/O Access Timing (2/4)




Figure 5-2. SRAM, External ROM, External I/O Access Timing (3/4)




Figure 5-2. SRAM, External ROM, External I/O Access Timing (4/4)

5.2 Page ROM Controller (ROMC)

The page ROM controller (ROMC) is for accessing ROM with a page access function (page ROM).

Addresses are compared with the immediately previous bus cycle and wait control for normal access (off-page) and page access (on-page) is executed. This controller is capable of handling page widths of from 8 to 64 bytes.


5.2.1 Features

- Direct connection to 8-bit/16-bit page ROM.
- For 16-bit bus width: 4/8/16/32-word page access supported. For 8-bit bus width: 8/16/32/64-word page access supported.
- Individual wait settings (0 to 7 waits) for off-page and on-page are possible.

5.2.2 Page ROM connection

Examples of page ROM connection are shown below.

Figure 5-3. Examples of Page ROM Connection (1/2)






Figure 5-3. Examples of Page ROM Connection (2/2)

5.2.3 On-page/off-page judgment

Whether a page ROM cycle is on-page or off-page is judged by latching the address of the previous cycle and comparing it with the address of the current cycle.

Using the page ROM configuration register (PRC), one of the addresses (A3 to A5) is set as the masking address (no comparison is made) according to the configuration of the connected page ROM and the number of continuously readable bits.




Figure 5-4. On-Page/Off-Page Judgment for Page ROM Connection (1/2)


(b) In the case of 16 Mb (2 M \times 8) page ROM (8-word page access) Internal address latch a23 a22 a21 a20 a19 a18 а5 a4 аЗ MA4 MA3 PRC register setting 0 Comparison V850E/MS1 A22 A21 A20 A19 A18 Α4 АЗ A2 Α1 Α0 address output Page ROM address A19 A18 A17 АЗ A2 Α1 Α0 A-1 Off-page address On-page address Continuous reading possible: 8-bit data bus width × 8 words (c) In the case of 16 Mb (1 M \times 16) Page ROM (8-word page access) Internal address latch a23 a22 a20 a19 a21 a18 а5 аЗ a4 MA5 MA4 MA3 PRC register setting 0 0 1 Comparison V850E/MS1 A21 A20 A19 Α4 A23 A22 A18 A5 АЗ A2 Α0 address output Page ROM address A19 A18 A17 Α4 АЗ A2 Α1 A0 Off-page address On-page address Continuous reading possible: 16-bit data bus width \times 8 words

Figure 5-4. On-Page/Off-Page Judgment for Page ROM Connection (2/2)

5.2.4 Page ROM configuration register (PRC)

This specifies whether page ROM on-page access is enabled or disabled. Also, if on-page access is enabled, this register is used to set the masked addresses (no comparison is made) out of the addresses (A3 to A5) corresponding to the configuration of the connected page ROM and the number of bits that can be read continuously, as well as the number of waits corresponding to the internal system clock.

This register can be read/written in 8-bit or 1-bit units.



Caution Write to the PRC register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the PRC register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

1


32 words \times 16 bits (64 words \times 8 bits)

1

1

5.2.5 Page ROM access





5.3 DRAM Controller


5.3.1 Features

- O Generates the RAS, LCAS and UCAS signals.
- O Can be connected directly to high-speed page DRAM and EDO DRAM.
- O Supports the RAS hold mode.
- O 4 types of DRAM can be assigned to 8 memory block spaces.
- O Can handle 2CAS type DRAM
- O Row and column address multiplex widths can be changed.
- O Waits (0 to 3 waits) can be inserted at the following timings.
 - Row address precharge wait
 - Row address hold wait
 - Data access wait
 - Column address precharge wait
- O Supports CBR refresh and CBR self-refresh.

5.3.2 DRAM connection

Examples of connection to DRAM are shown below.

Figure 5-6. Examples of Connection to DRAM



5.3.3 Address multiplex function

Depending on the value of the DAW0n and DAW1n bits in DRAM configuration register n (DRCn), the row and column addresses output in the DRAM cycle are multiplexed as shown in Figure 5-7 (n = 0 to 3). In Figure 5-7, a0 to a23 show the addresses output from the CPU and A0 to A23 show the V850E/MS1's address pins. For example, when DAW0n and DAW1n = 11, it indicates that a12 to a22 are output from the address pins (A1 to A11) as row addresses and a1 to a11 are output as column addresses.

Table 5-1 shows the relationship between connectable DRAM and the address multiplex width. Depending on the DRAM being connected, DRAM space is from 128 KB to 8 MB.

Address pin A23 to A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Row address a23 to a18 a17 a16 a15 a25 a24 a23 a22 a21 a20 a19 a18 a17 a16 a15 a14 a13 a12 a11 (DAW1n, DAW0n = 11) Row address a23 to a18 a17 a16 a25 a24 a23 a22 a21 a20 a19 a18 a17 a16 a15 a14 a13 a12 a11 a10 (DAW1n, DAW0n = 10)Row address a23 to a18 | a17 | a25 | a24 | a23 | a22 | a21 | a20 | a19 | a18 | a17 | a16 | a15 | a14 | a13 | a12 | a11 | a10 a9 (DAW1n, DAW0n = 01)Row address a23 to a18 a25 a24 a23 a22 a21 a20 a19 a18 a17 a16 a15 a14 a13 a12 a11 a10 а9 а8 (DAW1n, DAW0n = 00)a23 to a18 a17 a16 a15 a14 a13 a12 a11 a10 аЗ а9 a8 a7 a6 а5 a4 a2 a0 Column address a1

Figure 5-7. Row Address/Column Address Output

Table 5-1. Example of DRAM and Address Multiplex Width

Address		DRAM Space							
Multiplex Width	256 K	1 M	4 M	16 M	64 M	(Bytes)			
8 bits	64 K × 4	_	_	_	_	128 K			
9 bits	_	256 K×4	256 K × 16	_	_	512 K			
	_	_	512 K × 8	_	_	1 M			
	_	_	_	_	4 M × 16	8 M			
10 bits	_	_	1 M×4	1 M×16	_	2 M			
	_	_	_	2 M×8	_	4 M			
	_	_	_	_	4 M × 16	8 M			
11 bits	_	_	_	4 M × 4	_	8 M			

5.3.4 DRAM configuration registers 0 to 3 (DRC0 to DRC3)

These set the type of DRAM to be connected.

These registers can be read/written in 16-bit units.

Caution If the object of access is a DRAM area, the wait set by registers DWC1 and DWC2 becomes invalid. In this case, waits are controlled by registers DRC0 to DRC3.

(1/3)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DRC0	PAE 10	PAE 00	RPC 10	RPC 00	RHC 10	RHC 00	DAC 10	DAC 00	CPC 10	CPC 00	0	RHD 0	0	0	DAW 10	DAW 00	Address FFFFF200H	After rese 3FC1H
DRC1	PAE 11	PAE 01	RPC 11	RPC 01	RHC 11	RHC 01	DAC 11	DAC 01	CPC 11	CPC 01	0	RHD 1	0	0	DAW 11	DAW 01	FFFFF202H	3FC1H
DRC2	PAE 12	PAE 02	RPC 12	RPC 02	RHC 12	RHC 02	DAC 12	DAC 02	CPC 12	CPC 02	0	RHD 2	0	0	DAW 12	DAW 02	FFFFF204H	3FC1H
DRC3	PAE 13	PAE 03	RPC 13	RPC 03	RHC 13	RHC 03	DAC 13	DAC 03	CPC 13	CPC 03	0	RHD 3	0	0	DAW 13	DAW 03	FFFFF206H	3FC1H
			Bit n	ame									Func	tion				
	ositior	1	DIUII	u	_													
	ositior 5, 14	F	PAE1r PAE0r	٦,		RAM Contro		-										
		F	PAE1r	٦,		Contro		on-pa		ccess					Acc	ess m	ode	
		F	PAE1r	٦,		PA	ls the	on-pa	age a	ccess	cycle		acces	s dis			ode	
		F	PAE1r	٦,		PA	ls the	on-pa	age a	ccess	Cycle On-	Э.			abled		ode	
		F	PAE1r	٦,		PA	ls the	on-pa	PAE0	ccess	On-	page a	ed pag		abled		ode	
		F	PAE1r	٦,		PA	E1n 0	on-pa	PAE0	ccess	On- High	page a	ed pag	ge DI	abled		ode	
15		F	PAE1r	n,	F	PA Row A	E1n 0 0 1	s Pre	PAEO 0 1 0 1	e Cor	On- High EDC Sett	page an-speed D DRA	ed pag	ge DI	abled RAM	I.	ode recharge time.	
15	5, 14	F	PAE1r	n,	F	PA Row A Specifi	E1n 0 0 1	s Pree num	PAEO 0 1 0 1	e Corf wait	On- High EDC Sett	page an-speed D DRA	ed pag	ge DI ed	abled RAM v add	I.		
15	5, 14	F	PAE1r	n,	F	PA Row A RPP	E1n 0 0 1 1 ddress the	s Pree num	PAE0 0 1 0 1 charg	e Corf wait	On- High EDC Sett	page an-speed D DRA	ed pag	ge DI ed	abled RAM v add	I.	recharge time.	
15	5, 14	F	PAE1r	n,	F	PA RP	E1n 0 0 1 1 1 C1n	s Pree num	PAECO 1 0 1 RPCC	e Corf wait	On- High EDO Sett	page an-speed D DRA	ed pag	ge DI ed	abled RAM v add	I.	recharge time.	
15	5, 14	F	PAE1r	n,	F	PA Row A Specifi	E1n 0 0 1 1 ddres es the	s Pree num	PAECO 0 1 0 1 charge ber of	e Corf wait	On-High ED0 Settl	page an-speed D DRA	ed pag	ge DI ed	abled RAM v add	I.	recharge time.	

Remark n = 0 to 3

(2/3)

Bit position	Bit name			Function					
11, 10	RHC1n, RHC0n	Row Address Hold Wait Control Specifies the number of wait states inserted as row address hold time.							
		RHC1n	RHC0n	Number of wait states inserted					
		0	0	0					
		0	1	1					
		1	0	2					
		1	1	3					
9, 8	DAC1n, DAC0n	Data Access I Specifies the	-	e Wait Control it states inserted as data access time in DRAM access.					
		DAC1n	DAC0n	Number of wait states inserted					
		0	0	0					
		0	1	1					
		1	0	2					
		1	1	3					
7, 6	CPC1n, CPC0n	Column Addre	_	e Control it states inserted as column address precharge time.					
		CPC1n	CPC0n	Number of wait states inserted					
		0	0	O ^{Note}					
		0	1	1					
		1	0	2					
		1	1	3					
		Note 1 wait is inserted during DRAM write access in DMA flyby transfer.							
4	RHDn	Note 1 wait is inserted during DRAM write access in DMA flyby transfer. RAS Hold Disable Sets the RAS hold mode. If access to DRAM during on-page operation is not continuous, and another space is accessed midway, the RASm signal (m = 0 to 7) is maintained in the active state (low level) during the time the other space is being accessed in the RAS hold mode state. It this way, if access continues in the same DRAM row address following access of the other space, on-page operation can be continued. 0: RAS hold mode enabled							

Remark n = 0 to 3

(3/3)

Bit position	Bit name	Function									
1, 0	DAW1n, DAW0n	DRAM Addres	•	fidth Control olex width (refer to 5.3.3 Address multiplex function).							
		DAW1n	DAW0n	Address multiplex width							
									0	0	8 bits
					0	1	9 bits				
						1	İ	1	0	10 bits	
		1	1	11 bits							


Caution Write to the DRCn register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DRCn register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

Remark n = 0 to 3

5.3.5 DRAM type configuration register (DTC)

This controls the relationship between DRAM configuration register n (DRCn) and memory block m (n = 0 to 3, m = 0 to 7).

These registers can be read/written in 16-bit units.




Bit position	Bit name	Function						
15 to 0	DCm1, DCm0		DRAM configu	uration register n (DRCn) corresponding to memory block m. neaning if memory block m is not specified in the DRAM				
		DCm1	DCm0	DRAM configuration register n (DRCn) corresponding to memory block m				
		0	0	DRC0				
		0	1	DRC1				
		1	0	DRC2				
		1	1	DRC3				

Caution Write to the DTC register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DTC register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

Remark n = 0 to 3m = 0 to 7

5.3.6 DRAM access

Figure 5-8. High-Speed Page DRAM Access Timing (1/4)






Figure 5-8. High-Speed Page DRAM Access Timing (2/4)




Figure 5-8. High-Speed Page DRAM Access Timing (3/4)




Figure 5-8. High-Speed Page DRAM Access Timing (4/4)




Figure 5-9. EDO DRAM Access Timing (1/4)




Figure 5-9. EDO DRAM Access Timing (2/4)




Figure 5-9. EDO DRAM Access Timing (3/4)





Figure 5-9. EDO DRAM Access Timing (4/4)

5.3.7 DRAM access during DMA flyby transfer








Figure 5-10. DRAM Access Timing During DMA Flyby Transfer (2/2)

5.3.8 Refresh control function

The V850E/MS1 can create a CBR (CAS-before-RAS) refresh cycle. The refresh cycle is set with the refresh control register (RFC).

When another bus master occupies the external bus, the DRAM controller cannot occupy the external bus. In this case, the DRAM controller sends a refresh request to the bus master by changing the REFRQ signal to active (low level).

During the refresh interval, the address bus retains the state it was in just before the refresh cycle.

(1) Refresh control registers 0 to 3 (RFC0 to RFC3)

These set whether refresh is enabled or disabled, and the refresh interval. The refresh interval is determined by the following calculation formula.

Refresh interval (μ s) = Refresh count clock (TRCY) × Interval factor

The refresh count clock and interval factor are determined by the RENn bit and Rln bit, respectively, of the RFCn register.

Note that n corresponds to the register number (0 to 3) of DRAM configuration registers 0 to 3 (DRC0 to DRC3).

These registers can be read/written in 16-bit units.

(1/2)15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RCC RCC RI RI RI RIRI REN RI Address After reset RFC0 0 0 0 0 0 0 0 05 03 02 01 H0000 01 00 04 00 FFFFF210H REN RCC RCC RI RI RI RI RI RI FFFFF212H 0 0 0 0 0 0 0000H 15 13 12 10 11 10 14 11 RCC RCC RI RI RI RI RI RIREN 0 0 0 0 0 0 FFFFF214H 0000H 21 20 25 24 23 22 21 20 RCC RCC RΙ RΙ RI RI RΙ RI REN RFC3 0 FFFFF216H 0 0 0 0 0 0 0000H 35 34 33 32 31 30 Bit position Bit name **Function** 15 RENn Refresh Enable Specifies whether CBR refresh is enabled or disabled. 0: Refresh disabled 1: Refresh enabled **Remark** n = 0 to 3

145

(2/2)

Bit position	Bit name	Function Refresh Count Clock												
9, 8	RCCn1, RCCn0	Refresh Specifie			unt clock	(TRCY).								
		RCC	n1	RCCn	0		Re	fresh count clock (TRCY)						
		0		0	32	2/φ								
		0		1	12	28/ <i>φ</i>								
		1		0	25	56/φ								
		1		1	S	etting pro	ohibited							
5 to 0														
5 to 0	RIn5 to RIn0	Refresh Sets the			f the int	erval tim	er for ge	eneration of refresh timing.						
5 10 0					f the int	erval tim	er for ge	eneration of refresh timing. Interval factor						
5 10 0		Sets the	interva	factor o			1	- -						
5 to 0		Sets the	interva	factor o	RIn2	Rln1	RIn0	Interval factor						
5 10 0		Sets the	RIn4	RIn3	RIn2	RIn1	RIn0	Interval factor						
5 10 0		Sets the	RIn4 0	RIn3 0	RIn2 0 0	RIn1 0 0	RIn0 0 1	Interval factor 1 2						
5 10 0		RIn5 0 0 0	RIn4 0 0	RIn3 0 0 0	RIn2 0 0	RIn1 0 0 1	RIn0 0 1	Interval factor 1 2 3						

Caution After refresh enable, if changing the refresh count clock or the interval factor, first clear the RENn bit (0) (refresh disable state), then perform reset.

Remark n = 0 to 3

 ϕ = Internal system clock frequency

Example An example of the DRAM refresh interval and an example of setting the interval factor are shown below.

Table 5-2. Example of DRAM Refresh Interval

DRAM Capacity (bits)	Refresh Cycle (Cycles/ms)	Refresh Interval (μs)
256 K	256/4	15.6
1 M	512/8	15.6
	512/64	125
4 M	512/128	250
	1 K/16	15.6
	1 K/128	125
16 M	1 K/256	250
	2 K/256	125
	4 K/64	15.6
	4 K/256	62.5
64 M	4 K/64	15.6

Table 5-3. Example of Interval Factor Settings

Specified Refresh	Refresh Count		Interval Fact	or Value ^{Notes 1, 2}	
Interval Value (μs)	Clock (Trcy)	When $\phi = 16 \text{ MHz}$	When $\phi = 20 \text{ MHz}$	When $\phi = 33 \text{ MHz}$	When $\phi = 40 \text{ MHz}^{\text{Note 3}}$
15.6	32/ <i>φ</i>	7 (14)	9 (14.4)	15 (14.5)	19 (15.2)
	128/ <i>φ</i>	1 (8)	2 (12.8)	3 (11.6)	4 (12.8)
	256/φ	_	1 (12.8)	1 (7.8)	2 (12.8)
62.5	32/ <i>φ</i>	30 (60)	38 (60.8)	63 (61.1)	_
	128/ <i>φ</i>	7 (56)	9 (57.6)	15 (58.2)	19 (60.8)
	256/ <i>φ</i>	3 (48)	4 (51.2)	7 (54.3)	9 (57.6)
125	32/ <i>φ</i>	_	_	_	_
	128/ <i>φ</i>	15 (120)	19 (121.6)	32 (124.1)	39 (124.8)
	256/ <i>φ</i>	7 (112)	9 (115.2)	16 (124.1)	19 (121.6)
250	32/ <i>φ</i>	_	_	_	_
	128/ <i>φ</i>	31 (248)	38 (243.2)	64 (248.2)	_
	256/ <i>φ</i>	15 (240)	19 (243.2)	32 (248.2)	39 (249.6)

Notes 1. The interval factor is set by bits Rln0 to Rln5 of the RFCn register (n = 0 to 3).

- 2. The values in parentheses are the calculated values (μ s) for the refresh interval. Refresh Interval (μ s) = Refresh count clock (T_{RCY}) × Interval factor
- **3.** μ PD703100-40 and 703100A-40 only

Remark ϕ : Internal system clock frequency

(2) Refresh wait control register (RWC)

This specifies insertion of wait states during the refresh cycle. The register can be read/written in 8-bit or 1-bit units.

 7
 6
 5
 4
 3
 2
 1
 0

 RWC
 RRW1
 RRW0
 RCW2
 RCW1
 RCW0
 SRW2
 SRW1
 SRW0
 Address FFFFF218H
 After reset 00H


RWC	RRW1	RRW0	RCW2	RC	W1 R	CW0	SRW2	SRW1	SRW0	FFFFF218H	00H
Bit po	osition	Bit name						Functi	on		
	, 6	RRW1, RRW0	Spec	cifies t	AS Wait the numb during (er of w	ait states	inserted as	s hold time t	for the RASm signal's h	nigh
				RRW	1	RRW)	Nι	umber of wa	ait states inserted	
				0		0	0				
				0		1	1				
				1		0	2				
				1		1	3				
5 t		RCW2 to RCW0	Spec width	cifies t n durir	ng CBR r	er of w efresh.	ait states			for the RASm signal's lo	ow leve
				CW2	RCW1	RC		Νι	umber of wa	ait states inserted	
				0	0	C					
				0	0	1					
				0	1	0					
				0	1	1	- + -				
				1	0	1					
				1	1	C	_				
				1	1	1					
			<u> </u>		<u> </u>						
2 t	o 0	SRW2 to SRW0			h Releas the numb			inserted as	GBR self-r	refresh release time.	
			SF	RW2	SRW1	SR	W0	Νι	umber of wa	ait states inserted	
				0	0	C	0				
				0	0	1	1				
				0	1	C	2				
				0	1	1					
				1	0	C					
				1	0	1					
				1	1	C					
				1	1	1	7				

Caution Write to the RWC register after reset, and then do not change the set value. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the RWC register is complete. However, it is possible to access external memory areas whose initialization settings are complete.

Remark m = 0 to 7

(3) Refresh timing

Figure 5-11. CBR Refresh Timing



Note The TRCW cycle is always inserted for one or more clocks, regardless of the RCW0 to RCW2 bit settings in the RWC register.

Remarks 1. This is the timing in the case where the number of waits (TRCW) according to the bits RCW0 to RCW2 is 1.

2. n = 0 to 7

5.3.9 Self-refresh functions

In the case of IDLE mode and software STOP mode, the DRAM controller generates a CBR self-refresh cycle. However, the RASn pulse width of DRAM should meet the specifications to enter a self-refresh operating mode (n = 0 to 7).

To release the self-refresh cycle, follow either of two methods below.

(1) Release by NMI input

(a) In the case of self-refresh cycle in IDLE mode

Set the RASn, LCAS, UCAS signals to inactive (high level) immediately to release the self-refresh cycle.

(b) In the case of self-refresh cycle in software STOP mode

Set the \overline{RASn} , \overline{LCAS} , \overline{UCAS} signals to inactive (high level) after stabilizing oscillation to release the self-refresh cycle.

(2) Release by RESET input




Figure 5-12. CBR Self-Refresh Timing (1/2)




Figure 5-12. CBR Self-Refresh Timing (2/2)

CHAPTER 6 DMA FUNCTIONS (DMA CONTROLLER)


The V850E/MS1 includes a DMA (Direct Memory Access) controller (DMAC), which executes and controls DMA transfer.

The DMAC transfers data between memory and I/O, or between memories, based on DMA requests issued by the internal peripheral I/O (serial interface and real-time pulse unit), DMARQ0 to DMARQ3 pins, or software triggers.

6.1 Features

- O 4 independent DMA channels
- O Transfer unit: 8/16 bits
- O Maximum transfer count: 65,536 (216)
- O Two types of transfer
 - Flyby (1-cycle) transfer
 - 2-cycle transfer
- O Three transfer modes
 - Single transfer mode
 - Single-step transfer mode
 - · Block transfer mode
- O Transfer requests
 - DMARQ0 to DMARQ3 pins (× 4)
 - Requests from internal peripheral I/O (serial interface and real-time pulse unit)
 - · Requests from software
- O Transfer objects
 - Memory to I/O and vice versa
 - Memory to memory
- O DMA transfer end output signal (TC0 to TC3)

6.2 Configuration



6.3 Control Registers

6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)

These registers are used to set the DMA source address (26 bits) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DSAnH and DSAnL.

During DMA transfer, the registers store the next DMA source address.

When flyby transfer between external memory and external I/O is specified with the TTYP bits of DMA addressing control register n (DADCn), the external memory addresses are set with the DSAn register. The setting made with DMA destination address register n (DDAn) is ignored.

(1) DMA source address registers 0H to 3H (DSA0H to DSA3H)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA0H	0	0	0	0	0	0	SA 25	SA 24	SA 23	SA 22	SA 21	SA 20	SA 19	SA 18	SA 17	SA 16	Address FFFFF1A0H	After reset Undefined
DSA1H	0	0	0	0	0	0	SA 25	SA 24	SA 23	SA 22	SA 21	SA 20	SA 19	SA 18	SA 17	SA 16	FFFFF1A8H	Undefined
DSA2H	0	0	0	0	0	0	SA 25	SA 24	SA 23	SA 22	SA 21	SA 20	SA 19	SA 18	SA 17	SA 16	FFFFF1B0H	Undefined
DSA3H	0	0	0	0	0	0	SA 25	SA 24	SA 23	SA 22	SA 21	SA 20	SA 19	SA 18	SA 17	SA 16	FFFFF1B8H	Undefined
							1											
Bit	positio	on		Bit	name									Func	tion			
Ş	9 to 0 SA25 to SA16							ct DM	DMA A sou	sour	ddres	s. Du	iring f	lyby t		_	DMA transfer, it ween external m	

(2) DMA source address registers 0L to 3L (DSA0L to DSA3L)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA0L	SA 15	SA 14	SA 13	SA 12	SA 11	SA 10	SA 9	SA 8	SA 7	SA 6	SA 5	SA 4	SA 3	SA 2	SA 1	SA 0	Address FFFFF1A2H	After reset Undefined
DSA1L	SA 15	SA 14	SA 13	SA 12	SA 11	SA 10	SA 9	SA 8	SA 7	SA 6	SA 5	SA 4	SA 3	SA 2	SA 1	SA 0	FFFFF1AAH	Undefined
	,																	
DSA2L	SA 15	SA 14	SA 13	SA 12	SA 11	SA 10	SA 9	SA 8	SA 7	SA 6	SA 5	SA 4	SA 3	SA 2	SA 1	SA 0	FFFFF1B2H	Undefined
DSA3L	SA 15	SA 14	SA 13	SA 12	SA 11	SA 10	SA 9	SA 8	SA 7	SA 6	SA 5	SA 4	SA 3	SA 2	SA 1	SA 0	FFFFF1BAH	Undefined
Bit	positi	on		Bit	name)								Fund	tion			
1	15 to 0 SA15 to SA0						Source Address Sets the DMA source address (A15 to A0). During DMA transfer, it stores the next DMA source address. During flyby transfer between external memory and external I/O, it stores a memory address.											

6.3.2 DMA destination address registers 0 to 3 (DDA0 to DDA3)

These registers are used to set the DMA destination address (26 bits) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DDAnH and DDAnL.

During DMA transfer, the registers store the next DMA destination address.

When flyby transfer between external memory and external I/O is specified with the TTYP bits of DMA addressing control register n (DADCn), the setting of these registers are ignored. But when flyby transfer between internal RAM and internal peripheral I/O has been set, the DMA destination address registers (DDA0 to DDA3) must be set.

(1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)

										_	_	_						
DDA0H	0	0	0	0	0	0	9 DA 25	8 DA 24	7 DA 23	6 DA 22	5 DA 21	4 DA 20	3 DA 19	2 DA 18	1 DA 17	0 DA 16	Address FFFFF1A4H	After reset Undefined
DDA1H	0	0	0	0	0	0	DA 25	DA 24	DA 23	DA 22	DA 21	DA 20	DA 19	DA 18	DA 17	DA 16	FFFFF1ACH	Undefined
DDA2H	0	0	0	0	0	0	DA 25	DA 24	DA 23	DA 22	DA 21	DA 20	DA 19	DA 18	DA 17	DA 16	FFFFF1B4H	Undefined
Ī							1											
DDA3H	0	0	0	0	0	0	DA 25	DA 24	DA 23	DA 22	DA 21	DA 20	DA 19	DA 18	DA 17	DA 16	FFFFF1BCH	Undefined
		1																
<u> </u>	osition	1		3it naı		_							Fl	unctio	n			
9 t	0 0		DA2	5 to D	A16		Destin				ion a	drace	: (A)	5 to Δ	16\	Durina	g DMA transfer, i	t etoree
													•		,	•	during flyby tran	
				ŀ	oetwe	en ex	ternal	mem	ory a	nd ex	ternal	I/O, I	out be	sure	to set this regist	er during		
							lyby t	ransfe	er bet	ween	interr	al RA	M an	d inte	rnal p	eriph	eral I/O.	

(2) DMA destination address registers 0L to 3L (DDA0L to DDA3L)

Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DDA0L	DA 15	DA 14	DA 13	DA 12	DA 11	DA 10	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Address FFFFF1A6H	After reset Undefined
_																		
DDA1L	DA 15	DA 14	DA 13	DA 12	DA 11	DA 10	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	FFFFF1AEH	Undefined
_																		
DDA2L	DA 15	DA 14	DA 13	DA 12	DA 11	DA 10	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	FFFFF1B6H	Undefined
_																		
DDA3L	DA 15	DA 14	DA 13	DA 12	DA 11	DA 10	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	FFFFF1BEH	Undefined
Bit po	ositio	n		Bit n	ame								F	uncti	on			
15 1	15 to 0 DA15 to DA0						Sets		DMA (destir	ation		•		,		ng DMA transfer,	
							the next DMA destination address. This is disregarded during flyby transfer between external memory and external I/O, but be sure to set this register during flyby transfer between internal RAM and internal peripheral I/O.											ister

6.3.3 DMA byte count registers 0 to 3 (DBC0 to DBC3)

These 16-bit registers are used to set the byte transfer count for DMA channel n (n = 0 to 3).

They store the remaining transfer count during DMA transfer.

These registers are decremented by 1 for byte transfer and by two for 16-bit transfer. Transfer ends when a borrow occurs. Thus, "transfer count -1" should be set for byte transfer and "(transfer count -1) \times 2" for 16-bit transfer.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC0	BC 15	BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0	Address FFFFF1E0H	After rese Undefined
DBC1	BC 15	BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0	FFFFF1E2H	Undefined
DBC2	BC 15	BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0	FFFFF1E4H	Undefined
DBC3	BC 15	BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0	FFFFF1E6H	Undefined
Bit p	ositior	1	Bit n	ame									Func	tion				
15	to 0		3C15 3C0	to	S	yte C ets th ansfe	e byte	e tran	sfer o	count	and s	tores	the re	emaini	ng by	rte tra	nsfer count durin	ig DMA
						DE	Cn							St	ate			
						000)0H	В	yte tra	ansfer	coun	t 1 or	the re	emain	ing b	yte tra	insfer count	
						000)1H	В	yte tra	ansfer	coun	t 2 or	the re	emain	ing b	yte tra	insfer count	
									: : : FFFFH Byte transfer count 65,536 (2 ¹⁶) or the remaining byte transfer count									
					I∤			D.		nofc:		+ CE F	206 (0	16\ 0	tha :	mair:	na huta transfe	oount.

6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)

These 16-bit registers are used to control the DMA transfer operating modes for DMA channel n (n = 0 to 3). These registers can be read/written in 16-bit units.

Caution During DMA transfer, do not perform writing to these registers.

(1/2)14 13 12 11 10 5 SAD SAD DAD DAD TM TM Address After reset DADC0 0 0 0 0 DS TTYP TDIR 0 0 FFFFF1F0H 0000H 1 0 SAD SAD DAD DAD TM TM DADC1 0 0 0 0 0 0 DS TTYP TDIR FFFFF1F2H 0000H SAD SAD DAD DAD TM TM DS DADC2 FFFFF1F4H 0 0 0 0 0 0 TTYP TDIR 0000H SAD SAD DAD DAD TM TM DADC3 0 0 0 0 0 DS FFFFF1F6H 0000H 0 TTYP TDIR 0 0 0 Bit position Bit name Function DS Data Size

0	Б	Sets the trans 0: 8 bits 1: 16 bits	sfer data size	for DMA transfer.
7, 6	SAD1, SAD0	Source Addre		ction the source address for DMA channel n.
		SAD1	SAD0	Count direction
		0	0	Increment
		0	1	Decrement
		1	0	Fixed
		1	1	Setting prohibited
			I	1

Remark n = 0 to 3

(2/2)

Bit position	Bit name	Function										
5, 4	DAD1, DAD0	Destination Ad Sets the coun		Direction the destination address for DMA channel n.								
		DAD1	DAD0	Count direction								
		0	0	Increment								
		0	1	Decrement								
		1	0	Fixed								
		1	1	Setting prohibited								
3, 2	TM1, TM0	Transfer Mode Sets the trans		ing DMA transfer. Transfer mode								
		0	0	Single transfer mode								
		0	1	Single-step transfer mode								
		1	0	Block transfer mode								
		1	1	Setting prohibited								
0	TTYP	Transfer Type Sets the DMA transfer type. 0: 2-cycle transfer 1: Flyby transfer Transfer Direction Sets the transfer direction during transfer between I/O and memory. The setting is validuring flyby transfer only and ignored during 2-cycle transfer. 0: Memory → I/O (read)										

Remark n = 0 to 3

6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

These 8-bit registers are used to control the DMA transfer operating mode for DMA channel n (n = 0 to 3).

These registers can be read/written in 8-bit units. (However, bit 7 is read-only and bits 2 and 1 are write-only. When the DMA channel control registers are read, bits 2 and 1 are always 0.)

	7	6	5	4	3	2	1	0		
DCHC0	TC0	0	0	0	0	INIT0	STG0	EN0	Address FFFFF5F0H	After reset 00H
									_	
DCHC1	TC1	0	0	0	0	INIT1	STG1	EN1	FFFFF5F2H	00H
DCHC2	TC2	0	0	0	0	INIT2	STG2	EN2	FFFFF5F4H	00H
DCHC3	TC3	0	0	0	0	INIT3	STG3	EN3	FFFFF5F6H	00H
<u></u>									•	
Bit po	osition	Bit	name				Fu	nction		
	7	TCn		Termina	al Count		·			

Bit position	Bit name	Function
7	TCn	Terminal Count This status bit indicates whether DMA transfer through DMA channel n has ended or not. This bit can only be read. It is set (1) when DMA transfer ends with a terminal count and reset (0) when it is read. 0: DMA transfer has not ended. 1: DMA transfer has ended.
2	INITn	Initialize If this bit is set (1), DMA transfer is forcibly terminated.
1	STGn	Software Trigger In the DMA transfer enable state (TCn bit = 0, ENn bit = 1), if this bit is set (1), DMA transfer can be started by software.
0	ENn	Enable Specifies whether DMA transfer through DMA channel n is to be enabled or disabled. It is reset (0) when DMA transfer ends with a terminal count. It is also reset (0) when transfer is forcibly ended by NMI input or setting (1) the INITn bit. 0: DMA transfer disabled. 1: DMA transfer enabled.

Remark n = 0 to 3

6.3.6 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

These 8-bit registers are used to control the DMA transfer start trigger through interrupt requests from peripheral I/O.

The interrupt requests that are set with these registers start DMA transfer.

These registers can be read/written in 8-bit or 1-bit units.

(1/2)

1 .	7	6	5	4	3	2	1	0		
DTFR0	0	0	IFC05	IFC04	IFC03	IFC02	IFC01	IFC00	Address FFFFF5E0H	After reset 00H
'									TTTTT SEOT	0011
1 .										
DTFR1	0	0	IFC15	IFC14	IFC13	IFC12	IFC11	IFC10	FFFF5E2H	00H
DTFR2	0	0	IFC25	IFC24	IFC23	IFC22	IFC21	IFC20	FFFF5E4H	00H
DTFR3	0	0	IFC35	IFC34	IFC33	IFC32	IFC31	IFC30	FFFF5E6H	00H


Bit position	Bit name	Function							
5 to 0	IFCn5 to IFCn0	Interrupt Factor Code This code indicates the source of the DMA transfer trigger.							
		IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt source	
		0	0	0	0	0	0	DMA request from internal peripheral I/O disabled.	
		0	0	0	0	0	1	INTCM40	
		0	0	0	0	1	0	INTCM41	
		0	0	0	0	1	1	INTCSI0	
		0	0	0	1	0	0	INTSR0	
		0	0	0	1	0	1	INTST0	
		0	0	0	1	1	0	INTCSI1	
		0	0	0	1	1	1	INTSR1	
		0	0	1	0	0	0	INTST1	
		0	0	1	0	0	1	INTCSI2	
		0	0	1	0	1	0	INTCSI3	
		0	0	1	0	1	1	INTP100/INTCC100	
		0	0	1	1	0	0	INTP101/INTCC101	
		0	0	1	1	0	1	INTP102/INTCC102	
		0	0	1	1	1	0	INTP103/INTCC103	
		0	0	1	1	1	1	INTP110/INTCC110	
		0	1	0	0	0	0	INTP111/INTCC111	
		0	1	0	0	0	1	INTP112/INTCC112	

(2/2)

Bit position	Bit name	Function								
5 to 0	IFCn5 to									
	IFCn0	IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt source		
		0	1	0	0	1	0	INTP113/INTCC113		
		0	1	0	0	1	1	INTP120/INTCC120		
		0	1	0	1	0	0	INTP121/INTCC121		
		0	1	0	1	0	1	INTP122/INTCC122		
		0	1	0	1	1	0	INTP123/INTCC123		
		0	1	0	1	1	1	INTP130/INTCC130		
		0	1	1	0	0	0	INTP131/INTCC131		
		0	1	1	0	0	1	INTP132/INTCC132		
		0	1	1	0	1	0	INTP133/INTCC133		
		0	1	1	0	1	1	INTP140/INTCC140		
		0	1	1	1	0	0	INTP141/INTCC141		
		0	1	1	1	0	1	INTP142/INTCC142		
		0	1	1	1	1	0	INTP143/INTCC143		
		0	1	1	1	1	1	INTP150/INTCC150		
		1	0	0	0	0	0	INTP151/INTCC151		
		1	0	0	0	0	1	INTP152/INTCC151		
		1	0	0	0	1	0	intp153/intcc153		
		1	0	0	0	1	1	INTAD		
		Other th	nan above)				Setting prohibited		


Remark n = 0 to 3

Remark The relationship between the \overline{DMARQn} signal and the interrupt source that becomes the DMA transfer start trigger is as follows (n = 0 to 3).




6.3.7 DMA disable status register (DDIS)

This register holds the contents of the ENn bit of the DCHCn register during NMI input (n = 0 to 3). It is read-only, in 8-bit or 1-bit units.




6.3.8 DMA restart register (DRST)

This register is used to restart DMA transfer that was forcibly interrupted by NMI input. The RENn bit of this register and the ENn bit of the DCHCn register are linked to each other (n = 0 to 3). After NMI servicing is completed, the DMA channel that was interrupted is confirmed by referring to the DDIS register, and DMA transfer is restarted by setting (1) the RENn bit of the corresponding channel. The register can be read/written in 8-bit or 1-bit units.



6.3.9 Flyby transfer data wait control register (FDW)

To prevent illegal writing during flyby transfer, this register sets the insertion of wait states (TF) for securing the time from when the write signal (\overline{IOWR} , \overline{IWR} , \overline{IWR} , \overline{WE}) becomes inactive until the read signal (\overline{RD} , \overline{IORD} , \overline{OE}) becomes inactive. This register can be read/written in 8-bit or 1-bit units.



Bit position	Bit name	Function
7 to 0	FDWn (n = 7 to 0)	Flyby Data Wait Sets wait state insertion for memory block n. 0: Wait state not inserted. 1: Wait state inserted.

Caution Write to the FDW register after reset, and then do not change the values. Also, do not access an external memory area until the initial settings of the FDW register are complete (with the exception of the memory area 0000000H to 01FFFFFH).

Remark The settings of the FDW register are valid during the DMA transfers shown below.

Type of Memory	SRAM, Page ROM	DRAM
Object of Transfer		
Memory → I/O	Valid	Valid
I/O → Memory	Valid	Invalid

6.4 DMA Bus States

6.4.1 Types of bus states

The DMAC bus cycle consists of the following 25 states.

(1) TI state

The TI state is an idle state, during which no access request is issued.

The DMARQ0 to DMARQ3 signals are sampled at the falling edge of the CLKOUT signal.

(2) T0 state

DMA transfer ready state. (A DMA transfer request has been issued, causing bus mastership to be acquired for the first DMA transfer).

(3) T1R state

The bus enters the T1R state at the beginning of a read operation in 2-cycle transfer mode. Address driving starts. After entering the T1R state, the bus invariably enters the T2R state.

(4) T1RI state

T1RI is a state in which the bus is waiting for an acknowledge signal in response to an external memory read request. After entering the last T1RI state, the bus invariably enters the T2R state.

(5) T2R state

The T2R state corresponds to the last state of a read operation in 2-cycle transfer mode, or to a wait state. In the last T2R state, read data is sampled. After entering the last T2R state, the bus invariably enters the T1W state.

(6) T2RI state

Internal peripheral I/O or internal RAM DMA transfer ready state (bus mastership is acquired for DMA transfer to internal peripheral I/O or internal RAM). After entering the last T2RI state, the bus invariably enters the T1W state.

(7) T1W state

The bus enters the T1W state at the beginning of a write operation in 2-cycle transfer mode. Address driving starts. After entering the T1W state, the bus invariably enters the T2W state.

(8) T1WI state

T1WI is a state in which the bus is waiting for an acknowledge signal in response to an external memory write request. After entering the last T1WI state, the bus invariably enters the T2W state.

(9) T2W state

The T2W state corresponds to the last state of a write operation in 2-cycle transfer mode, or to a wait state. In the last T2W state, the write strobe signal is made inactive.

(10) T1F state

The bus enters the T1F state at the beginning of a flyby transfer from internal peripheral I/O to internal RAM. The read cycle from internal peripheral I/O is started. After entering the T1F state, the bus invariably enters the T2F state.

(11) T2F state

The T2F state corresponds to the middle state of a flyby transfer from internal peripheral I/O to internal RAM. The write cycle to internal RAM is started. After entering the T2F state, the bus invariably enters the T3F state.

(12) T3F state

The T3F state corresponds to the last state of a flyby transfer from internal peripheral I/O to internal RAM, or a wait state. In the last T3F state, the write strobe signal is made inactive.

(13) T1FR state

The bus enters the T1FR state at the beginning of a flyby transfer from internal RAM to internal peripheral I/O. The read cycle from internal RAM is started. After entering the T1FR state, the bus invariably enters the T2FR state.

(14) T2FR state

The T2FR state corresponds to the middle state of a flyby transfer from internal RAM to internal peripheral I/O. The write cycle to internal peripheral I/O is started. After entering the T2FR state, the bus invariably enters the T3FR state.

(15) T3FR state

T3FR is a state in which it is judged whether a flyby transfer from internal RAM to internal peripheral I/O is continued or not. If the next transfer is executed in block transfer mode, the bus enters the T1FRB state after the T3FR state, otherwise, the bus enters the T4 state.

(16) T1FRB state

The bus enters the T1FRB state at the beginning of a flyby block transfer from internal RAM to internal peripheral I/O. The read cycle from internal RAM is started.

(17) T1FRBI state

The T1FRBI state corresponds to a wait state of a flyby block transfer from internal RAM to internal peripheral I/O.

A wait state requested by peripheral hardware is generated, and the bus enters the T2FRB state.

(18) T2FRB state

The T2FRB state corresponds to the middle state of a flyby block transfer from internal RAM to internal peripheral I/O. The write cycle to internal peripheral I/O is started. After entering the T2FRB state, the bus invariably enters the T3FRB state.

(19) T3FRB state

T3FRB is a state in which it is judged whether a flyby transfer from internal RAM to internal peripheral I/O is continued or not. If the next transfer is executed in block transfer mode, the bus enters the T1FRB state after the T3FRB state, otherwise, the bus enters the T4 state.

(20) T4 state

The T4 state corresponds to a wait state of a flyby transfer from internal RAM to internal peripheral I/O. A wait state requested by peripheral hardware is generated, and the bus enters the T3 state.

(21) T1FH state

The T1FH state corresponds to the standard state of a flyby transfer between external memory and external I/O, and is the executing cycle of this transfer. After entering the T1FH state, the bus enters the T2FH state.

(22) T1FHI state

The T1FHI state corresponds to the last state of a flyby transfer between external memory and external I/O, and is a state in which the bus is waiting for the end of DMA flyby transfer. After entering the T1FHI state, the bus is released, and enters the TE state.

(23) T2FH state

T2FH is a state in which it is judged whether a flyby transfer between external memory and external I/O is continued or not. If the next transfer is executed in block transfer mode, the bus enters the T1FH state after the T2FH state, otherwise, when a wait is issued, the bus enters the T1FHI state. When a wait is not issued, the bus is released, and enters the TE state.

(24) T3 state

The bus enters the T3 state when a DMA transfer has been completed, and the bus has been released. After entering the T3 state, the bus invariably enters the TE state.

(25) TE state

The TE state corresponds to the output state. In the TE state, the DMAC outputs the DMA transfer end signal (\overline{TCn}) , and initializes miscellaneous internal signals (n = 0 to 3). After entering the TE state, the bus invariably enters the TI state.

6.4.2 DMAC state transition

Except in block transfer mode, each time DMA servicing is completed, the bus is released (the bus enters bus release mode).




Figure 6-1. DMAC Bus Cycle State Transition Diagram

6.5 Transfer Modes

6.5.1 Single transfer mode

In single transfer mode, the DMAC releases the bus at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again. This operation continues until a terminal count occurs.

If a single transfer is executed, the internal DMA request is cleared each time one DMA cycle has been completed. If any other channel requests DMA after completion of one DMA cycle, therefore, the DMA transfer request with the highest priority is selected from the channels other than the one for which the DMA cycle has just been completed.

Figures 6-2 and 6-3 show examples of single transfer. Figure 6-3 shows an example of single transfer in which a higher priority DMA request is issued. DMA channels 0 to 2 are in block transfer mode and channel 3 is in single transfer mode.





Figure 6-2. Single Transfer Example 1





6.5.2 Single-step transfer mode

In single-step transfer mode, the DMAC releases the bus at each byte/halfword transfer. Once a request signal (DMARQ0 to DMARQ3) is received, this operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

Figures 6-4 and 6-5 show examples of single-step transfer.

Figure 6-4. Single-Step Transfer Example 1





Figure 6-5. Single-Step Transfer Example 2



6.5.3 Block transfer mode

In block transfer mode, once transfer starts, the transfer continues without the bus being released, until a terminal count occurs. No other DMA requests are acknowledged during block transfer.

After the block transfer ends and the DMAC releases the bus, another DMA transfer can be acknowledged.

Figure 6-6 shows an example of block transfer. In this block transfer example, a high priority DMA request is issued. DMA channels 2 and 3 are in block transfer mode.

Note that caution is required when in block transfer mode. For details, refer to 6.19 Cautions.




Figure 6-6. Block Transfer Example

6.6 Transfer Types

6.6.1 2-cycle transfer


In 2-cycle transfer, data transfer is performed in two cycles: source to DMAC then DMAC to destination.

In the first cycle, the source address is output to perform reading from the source to the DMAC. In the second cycle, the destination address is output to perform writing from the DMAC to the destination.

Figure 6-7 shows examples of 2-cycle transfer.

Note that caution is required when performing 2-cycle transfer. For details, refer to 6.19 Cautions.

Figure 6-7. Timing of 2-Cycle Transfer (1/4)






Figure 6-7. Timing of 2-Cycle Transfer (2/4)




Figure 6-7. Timing of 2-Cycle Transfer (3/4)




Figure 6-7. Timing of 2-Cycle Transfer (4/4)

6.6.2 Flyby transfer

The V850E/MS1 supports flyby transfer between external memory and external I/O, and internal RAM and internal peripheral I/O.


(1) Flyby transfer between external memory and external I/O

This data transfer between memory and I/O is performed in one cycle. To achieve single-cycle transfer, the memory address is always output irrespective of whether it is that of the source or the destination, and the read/write strobe signals for the memory and I/O are made active at the same time.

The external I/O is selected with the $\overline{DMAAK0}$ to $\overline{DMAAK3}$ signals.

Figure 6-8 shows examples of flyby DMA transfer for an external device.

Figure 6-8. Timing of Flyby Transfer (DRAM → External I/O) (1/3)






Figure 6-8. Timing of Flyby Transfer (DRAM → External I/O) (2/3)




Figure 6-8. Timing of Flyby Transfer (DRAM → External I/O) (3/3)

(2) Flyby transfer between internal RAM and internal peripheral I/O

Internal RAM and internal peripheral I/O are mapped on different address spaces. Therefore, different addresses are always output, and the read/write strobe signals for internal RAM and internal peripheral I/O are controlled at the same time.

Figure 6-9 shows an example of flyby DMA transfer (block transfer mode) between internal RAM and internal peripheral I/O.




Figure 6-9. Timing of Flyby Transfer (Internal Peripheral I/O → Internal RAM)

- 2. Broken lines indicate high impedance.
- **3.** n = 0 to 3
- **4.** With this timing, the external bus operates independently of the internal bus, so there is no influence on the external bus.

6.7 Transfer Objects

6.7.1 Transfer type and transfer object

Table 6-1 shows the relationship between the transfer type and transfer object.

- Cautions 1. Among the transfer destinations and sources shown in Table 6-1, when an "x" is indicated for a combination, that operation is not guaranteed.
 - 2. Make the data bus width of the transfer destination and source the same (for 2-cycle transfer and flyby transfer).

Table 6-1. Relationship Between Transfer Type and Transfer Object

(a) 2-cycle transfer

(b) Flyby transfer

		Destination						
		Internal peripheral I/O	External I/O	Internal RAM	External memory			
	Internal peripheral I/O	×	×	0	0			
Source	External I/O	×	×	0	0			
Sou	Internal RAM	0	0	0	0			
	External memory	0	0	0	0			

		Destination						
		Internal peripheral I/O	External I/O	Internal RAM	External memory			
	Internal peripheral I/O	×	×	0	×			
Source	External I/O	×	×	×	0			
Sou	Internal RAM	0	×	×	×			
	External memory	×	0	×	×			

Remark o: Transfer possible

x: Transfer impossible

6.7.2 External bus cycle during DMA transfer

The external bus cycle during DMA transfer is as follows.

Table 6-2. External Bus Cycle During DMA Transfer

Transfer Type	Transfer Object	External Bus Cycle			
2-cycle transfer	Internal peripheral I/O, Internal RAM	None ^{Note}	_		
	External I/O	Yes	SRAM cycle		
	External memory	Yes	Memory access cycle set in the BCT register		
Flyby transfer	Between internal RAM and internal peripheral I/O	None ^{Note}	_		
	Between external memory and external I/O	Yes	The memory access DMA flyby transfer cycle set by the BCT register as external memory		

Note Other external bus cycles, such as a CPU-based bus cycle, can be started.

6.8 DMA Channel Priorities

The DMA channel priorities are fixed, as follows:

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

These priorities are valid in the TI state only. In block transfer mode, the channel used for transfer is never switched.

In single-step transfer mode, if a higher priority DMA transfer request is issued while the bus is released (in the TI state), the higher priority DMA transfer request is acknowledged.

6.9 Next Address Setting Function

The DMA source address registers (DSAnH, DSAnL), DMA destination address registers (DDAnH, DDAnL), and DMA byte count register (DBCn) are buffer registers with a 2-stage FIFO configuration (n = 0 to 3).

When the terminal count is issued, these registers are rewritten with the value that was set immediately before. Therefore, during DMA transfer, these registers' contents do not become valid even if they are rewritten. When starting DMA transfer with the rewritten contents of these registers, set the ENn bit (1) of the DCHCn register.

Figure 6-10 shows the buffer register configuration.




Figure 6-10. Buffer Register Configuration

6.10 DMA Transfer Start Factors

There are 3 types of DMA transfer start factors, as shown below.

(1) Request from an external pin (DMARQn)

Although requests from the \overline{DMARQn} pin are sampled each time the CLKOUT signal falls, sampling should be continued until the \overline{DMAAKn} signal becomes active (n = 0 to 3).

If a state in which the ENn bit of the DCHCn register = 1 and the TCn bit = 0 is set, the \overline{DMARQn} signal in the T1 state becomes active. If the \overline{DMARQn} signal becomes active in the T1 state, the state changes to the T0 state and DMA transfer starts.

(2) Request from software

If the STGn, ENn and TCn bits of the DCHCn register are set as follows, DMA transfer starts (n = 0 to 3).

- STGn bit = 1
- ENn bit = 1
- TCn bit = 0

(3) Request from internal peripheral I/O

If, when the ENn and TCn bits of the DCHCn register are set as shown below, an interrupt request is issued from the internal peripheral I/O that is set in the DTFRn register, DMA transfer starts (n = 0 to 3).

- ENn bit = 1
- TCn bit = 0

6.11 Interrupting DMA Transfer

6.11.1 Interruption factors

DMA transfer is interrupted if the following factors occur.

- · Bus hold
- · Refresh cycle

If the factor that is interrupting DMA transfer disappears, DMA transfer promptly restarts.

6.11.2 Forcible interruption

DMA transfer can be forcibly interrupted by NMI input during DMA transfer.

At such a time, the DMAC resets the ENn bit of the DCHCn register of all channels (0) and the DMA transfer disabled state is entered. An NMI request can then be acknowledged after the DMA transfer being executed when the NMI was input has ended (n = 0 to 3).

When in the single-step transfer mode or block transfer mode, the DMA transfer request is held in the DMAC. If the ENn bit is reset (1), DMA transfer restarts from the point where it was interrupted.

When in the single transfer mode, if the ENn bit is set (1), the next DMA transfer request is received and DMA transfer starts.

6.12 Terminating DMA Transfer

6.12.1 DMA transfer end interrupt

When DMA transfer ends and the TC bit of the corresponding DCHCn register is set (1), a DMA transfer end interrupt (INTDMAn) is issued (n = 0 to 3) to the interrupt controller (INTC).


6.12.2 Terminal count output

In the TI state directly after the cycle when DMA transfer ends (TE state), the TCn signal output becomes active for 1 clock cycle.

6.12.3 Forcible termination

In addition to forcible interruption of DMA transfer by NMI input, DMA transfer can also be terminated forcibly by the INITn bit of the DCHCn register. Examples of the forcible termination operation are shown below (n = 0 to 3).

Figure 6-11. Examples of Forcible Termination of DMA Transfer



6.13 Boundary of Memory Area

The transfer operation is not guaranteed if the source or the destination address is outside the area of DMA objects (external memory, internal RAM, external I/O, or internal peripheral I/O) during DMA transfer.

6.14 Transfer of Misalign Data

16-bit DMA transfer of misalign data is not supported. If the source or the destination address is set to an odd address, the LSB bit of the address is forcibly handled as "0".

6.15 Clocks of DMA Transfer

Table 6-3 lists the overhead before and after DMA transfer and minimum execution clocks for DMA transfer.

Table 6-3. Minimum Execution Clock in DMA Cycle


From acknowledgement of DMARQn to falling edge of DMAAKn	4 clocks
External memory access	Refer to miscellaneous memory and I/O cycle
Internal RAM access	2 clocks
Internal peripheral I/O access	3 clocks
From rising edge of DMAAKn to falling edge of TCn	1 clock

Remark n = 0 to 3


6.16 Maximum Response Time to DMA Request

Under the conditions shown below, the response time to a DMA request becomes the maximum time (this is the state permitted by the DRAM refresh cycle).


(1) Condition 1



(2) Condition 2



(3) Condition 3



Remarks 1. Tinst: The number of clocks per bus cycle during instruction fetch.

Tdata: The number of clocks per bus cycle during data access.

Tref: The number of clocks per refresh cycle.

2. n = 0 to 3

6.17 One-Time Single Transfer via DMARQ0 to DMARQ3

To execute one-time single transfer to external memory via \overline{DMARQn} signal input, \overline{DMARQn} should be inactive within the clock time shown in Table 6-4 from when \overline{DMAAKn} becomes active (n = 0 to 3). If \overline{DMARQn} is active for more than the clock time shown in Table 6-4, single transfers are continuously executed.





Table 6-4. DMAAKn Active → DMARQn Inactive Time for Single Transfer to External Memory

Transfer Type	Source	Destination	DMAAKn Signal Active → DMARQn Inactive Time (Max.) ^{Note}
2-cycle transfer	DRAM (off-page)	All objects	5 clocks
	DRAM (on-page)	All objects	4 clocks
	SRAM or external I/O	All objects	4 clocks
	Internal RAM or internal peripheral I/O	DRAM (off- page)	7 clocks
	Internal RAM or internal peripheral I/O	DRAM (on-page)	6 clocks
	Internal RAM	SRAM or external I/O	6 clocks
	Internal peripheral I/O	SRAM	6 clocks
Flyby transfer	DRAM (off-page) ↔ external I/O		3 clocks
	DRAM (on-page) ↔ external I/O		2 clocks
	SRAM ↔ external I/O		2 clocks

Note When inserting waits, add the number of waits together.

Remark n = 0 to 3

Also, if a single transfer is executed between internal RAM and internal peripheral I/O, the DMARQn signal must be inactivated within 8 clock cycles after it is activated. If 8 clock cycles are exceeded, transfer may continue. Note that the DMAAKn signal does not become active at this time.



6.18 Bus Arbitration for CPU

The CPU can access any external memory, external I/O, internal RAM, and internal peripheral I/O not undergoing DMA transfer.

While data is being transferred between external memory and external I/O, the CPU can access internal RAM and internal peripheral I/O.

While data transfer is being executed between internal RAM and internal peripheral I/O, the CPU can access external memory and external I/O.

6.19 Cautions

If a DMA transfer that satisfies all the following conditions is interrupted by NMI input, the \overline{DMAAKn} signal may become active and remain so until the next DMA transfer (n = 0 to 3).

- · 2-cycle transfer
- Block transfer mode
- Transfer from external memory to external memory, or from external I/O to external I/O
- The destination side is EDO DRAM, with no-wait on-page access.

Note that device operations other than the DMAAKn signal are not influenced.

Change the DMAAKn signal to inactive by executing the routine shown below in the NMI handler, etc.

- LD.B DDIS[r0], reg; Confirm the interrupted DMA channel by NMI input.
- ST.B reg, DRST[r0]; Restart transfer in the interrupted channel.
- ST.B r0, DRST[r0]; By immediately interrupting transfer again, the DMAAKn signal becomes inactive after DMA transfer is performed only once.

CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850E/MS1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 48 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event that is dependent on program execution.

The V850E/MS1 can process interrupt requests from the internal peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by the generation of an exception event (fetching of an illegal opcode), which is known as an exception trap.

7.1 Features

O Interrupts

- Non-maskable interrupts: 1 source
- Maskable interrupts: 47 sources
- 8 levels of programmable priorities
- · Mask specification for interrupt requests according to priority
- Mask can be specified for each maskable interrupt request.
- · Noise elimination, edge detection, and valid edge of external interrupt request signal can be specified.

O Exceptions

- · Software exceptions: 32 sources
- Exception trap: 1 source (illegal opcode exception)

Interrupt/exception sources are listed in Table 7-1.

Table 7-1. Interrupt List (1/3)

Туре	Classification		Interrupt/E	xception Source	Default	Exception	Handler	Restored PC	
		Name	Controlling Register	Source	Generating Unit	Priority	Code	Address	
Reset	Interrupt	RESET	_	RESET input	Pin	_	0000H	00000000H	Undefined
Non-maskable	Interrupt	NMI	_	NMI input	Pin	_	0010H	0000010H	nextPC
Software	Exception	TRAP0 ^{Note}	_	TRAP instruction	_	_	004n ^{Note} H	0000040H	nextPC
exception	Exception	TRAP1n ^{Note}	_	TRAP instruction	_	_	005n ^{Note} H	00000050H	nextPC
Exception trap	Exception	ILGOP	_	Illegal opcode	_	_	0060H	00000060H	nextPC
Maskable	Interrupt	INTOV10	OVIC10	Timer 10 overflow	RPU	0	H0800	00000080H	nextPC
	Interrupt	INTOV11	OVIC11	Timer 11 overflow	RPU	1	0090H	00000090H	nextPC
	Interrupt	INTOV12	OVIC12	Timer 12 overflow	RPU	2	00A0H	000000A0H	nextPC
	Interrupt	INTOV13	OVIC13	Timer 13 overflow	RPU	3	00B0H	000000B0H	nextPC
	Interrupt	INTOV14	OVIC14	Timer 14 overflow	RPU	4	00C0H	000000C0H	nextPC
	Interrupt	INTOV15	OVIC15	Timer 15 overflow	RPU	5	00D0H	000000D0H	nextPC
	Interrupt	INTP100/ INTCC100	P10IC0	Match of INTP100 pin/CC100	Pin/RPU	6	0100H	00000100H	nextPC
	Interrupt	INTP101/ INTCC101	P10IC1	Match of INTP101 pin/CC101	Pin/RPU	7	0110H	00000110H	nextPC
	Interrupt	INTP102/ INTCC102	P10IC2	Match of INTP102 pin/CC102	Pin/RPU	8	0120H	00000120H	nextPC
	Interrupt	INTP103/ INTCC103	P10IC3	Match of INTP103 pin/CC103	Pin/RPU	9	0130H	00000130H	nextPC
	Interrupt	INTP110/ INTCC110	P11IC0	Match of INTP110 pin/CC110	Pin/RPU	10	0140H	00000140H	nextPC
	Interrupt	INTP111/ INTCC111	P11IC1	Match of INTP111 pin/CC111	Pin/RPU	11	0150H	00000150H	nextPC
	Interrupt	INTP112/ INTCC112	P11IC2	Match of INTP112 pin/CC112	Pin/RPU	12	0160H	00000160H	nextPC
	Interrupt	INTP113/ INTCC113	P11IC3	Match of INTP113 pin/CC113	Pin/RPU	13	0170H	00000170H	nextPC
	Interrupt	INTP120/ INTCC120	P12IC0	Match of INTP120 pin/CC120	Pin/RPU	14	0180H	00000180H	nextPC
	Interrupt	INTP121/ INTCC121	P12IC1	Match of INTP121 pin/CC121	Pin/RPU	15	0190H	00000190H	nextPC
	Interrupt	INTP122/ INTCC122	P12IC2	Match of INTP122 pin/CC122	Pin/RPU	16	01A0H	000001A0H	nextPC
	Interrupt	INTP123/ INTCC123	P12IC3	Match of INTP123 pin/CC123	Pin/RPU	17	01B0H	000001B0H	nextPC
	Interrupt	INTP130/ INTCC130	P13IC0	Match of INTP130 pin/CC130	Pin/RPU	18	01C0H	000001C0H	nextPC
	Interrupt	INTP131/ INTCC131	P13IC1	Match of INTP131 pin /CC131	Pin/RPU	19	01D0H	000001D0H	nextPC

Note n = 0 to FH

Table 7-1. Interrupt List (2/3)

Туре	Classification		Interrupt/E	xception Source		Default	Exception	Handler	Restored
		Name	Controlling Register	Source	Generating Unit	Priority	Code	Address	PC
Maskable	Interrupt	INTP132/ INTCC132	P13IC2	Match of INTP132 pin/CC132	Pin/RPU	20	01E0H	000001E0H	nextPC
	Interrupt	INTP133/ INTCC133	P13IC3	Match of INTP133 pin/CC133	Pin/RPU	21	01F0H	000001F0H	nextPC
	Interrupt	INTP140/ INTCC140	P14IC0	Match of INTP140 pin/CC140	Pin/RPU	22	0200H	00000200H	nextPC
	Interrupt	INTP141/ INTCC141	P14IC1	Match of INTP141 pin/CC141	Pin/RPU	23	0210H	00000210H	nextPC
	Interrupt	INTP142/ INTCC142	P14IC2	Match of INTP142 pin/CC142	Pin/RPU	24	0220H	00000220H	nextPC
	Interrupt	INTP143/ INTCC143	P14IC3	Match of INTP143 pin/CC143	Pin/RPU	25	0230H	00000230H	nextPC
	Interrupt	INTP150/ INTCC150	P15IC0	Match of INTP150 pin/CC150	Pin/RPU	26	0240H	00000240H	nextPC
	Interrupt	INTP151/ INTCC151	P15IC1	Match of INTP151 pin/CC151	Pin/RPU	27	0250H	00000250H	nextPC
	Interrupt	INTP152/ INTCC152	P15IC2	Match of INTP152 pin/CC152	Pin/RPU	28	0260H	00000260H	nextPC
	Interrupt	INTP153/ INTCC153	P15IC3	Match of INTP153 pin/CC153	Pin/RPU	29	0270H	00000270H	nextPC
	Interrupt	INTCM40	CMIC40	CM40 match signal	RPU	30	0280H	00000280H	nextPC
	Interrupt	INTCM41	CMIC41	CM41 match signal	RPU	31	0290H	00000290H	nextPC
	Interrupt	INTDMA0	DMAIC0	End of DMA channel 0 transfer	DMAC	32	02A0H	000002A0H	nextPC
	Interrupt	INTDMA1	DMAIC1	End of DMA channel 1 transfer	DMAC	33	02B0H	000002B0H	nextPC
	Interrupt	INTDMA2	DMAIC2	End of DMA channel 2 transfer	DMAC	34	02C0H	000002C0H	nextPC
	Interrupt	INTDMA3	DMAIC3	End of DMA channel 3 transfer	DMAC	35	02D0H	000002D0H	nextPC
	Interrupt	INTCSI0	CSIC0	CSI0 transmission/ reception completion	SIO	36	0300H	00000300H	nextPC
	Interrupt	INTSER0	SEIC0	UART0 reception error	SIO	37	0310H	00000310H	nextPC
	Interrupt	INTSR0	SRIC0	UART0 reception completion	SIO	38	0320H	00000320H	nextPC
	Interrupt	INTST0	STIC0	UART0 transmission completion	SIO	39	0330H	00000330H	nextPC

Table 7-1. Interrupt List (3/3)

Туре	Classification		Interrupt/Ex	xception Source	Default	Exception	Handler	Restored	
		Name	Controlling Register	Source	Generating Unit	Priority	Code	Address	PC
Maskable	Interrupt	INTCSI1	CSIC1	CSI1 transmission/ reception completion	reception		0340H	00000340H	nextPC
	Interrupt	INTSER1	SEIC1	UART1 reception error	SIO	41	0350H	00000350H	nextPC
	Interrupt	INTSR1	SRIC1	UART1 reception completion	SIO	42	0360H	00000360H	nextPC
	Interrupt	INTST1	STIC1	UART1 transmission completion	SIO	43	0370H	00000370H	nextPC
	Interrupt	INTCSI2	CSIC2	CSI2 transmission/ reception completion	SIO	44	0380H	00000380H	nextPC
	Interrupt	INTCSI3	CSIC3	CSI3 transmission/ reception completion	SIO	45	03C0H	000003C0H	nextPC
	Interrupt	INTAD	ADIC	End of A/D conversion	ADC	46	0400H	00000400H	nextPC

Caution INTP1mn (external interrupt) and INTCC1mn (compare register match interrupt) share a control register (m = 0 to 5, n = 0 to 3). Set the valid interrupt request using bits 3 to 0 (IMS1mn) of timer unit mode registers 10 to 15 (TUM10 to TUM15) (see 9.3 (1) Timer unit mode registers 10 to 15 (TUM10 to TUM15)).

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests occur at the

same time. The highest priority is 0.

Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing

is started. However, the value of the PC, which is saved when an interrupt is acknowledged during divide instruction (DIV, DIVH, DIVU, and DIVHU) execution,

is the value of the PC of the current instruction (DIV, DIVH, DIVU, and DIVHU).

2. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC - 4).




Figure 7-1. Block Diagram of Interrupt Control Function

7.2 Non-Maskable Interrupts

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all other interrupts.

A non-maskable interrupt request is input from the NMI pin. When the valid edge specified by bit 0 (ESN0) of external interrupt mode register 0 (INTM0) is detected at the NMI pin, the interrupt occurs.

While the service program of the non-maskable interrupt is being executed (PSW.NP = 1), the acknowledgement of another non-maskable interrupt requests is held pending. The pending NMI is acknowledged after the original service program of the non-maskable interrupt under execution has been terminated (by the RETI instruction), or when PSW.NP is cleared to 0 by the LDSR instruction. Note that if two or more NMI requests are input during the execution of the service program for an NMI, the number of NMIs that will be acknowledged after PSW.NP is cleared to 0 is only one.

Remark PSW.NP: The NP bit of the PSW register.

7.2.1 Operation

If a non-maskable interrupt is generated, the CPU performs the following processing, and transfers control to the handler routine:

- (1) Saves the restored PC to FEPC.
- (2) Saves the current PSW to FEPSW.
- (3) Writes the exception code (0010H) to the higher halfword (FECC) of ECR.
- (4) Sets the NP and ID bits of the PSW and clears the EP bit.
- (5) Sets the handler address (00000010H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown in Figure 7-2.






Figure 7-2. Configuration of Non-Maskable Interrupt Servicing

Figure 7-3. Non-Maskable Interrupt Request Acknowledgement

(a) If a new NMI request is generated while an NMI service program is being executed:



(b) If a new NMI request is generated twice while an NMI service program is being executed:



7.2.2 Restore

Restoration from the non-maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and PSW from FEPC and FEPSW, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-4 illustrates the processing of the RETI instruction.

PSW.EP

O

PSW.NP

1

PC + EIPC
PSW + EIPSW

Original processing restored

Figure 7-4. RETI Instruction Processing


Caution When the PSW.EP bit and PSW.NP bit are changed by the LDSR instruction during nonmaskable interrupt servicing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 1 using the LDSR instruction immediately before the RETI instruction.

Remark The solid line shows the CPU processing flow.

7.2.3 Non-maskable interrupt status flag (NP)

The NP flag is bit 7 of the PSW.

The NP flag is a status flag that indicates that a non-maskable interrupt (NMI) is being serviced. This flag is set when the NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.



7.2.4 Noise elimination


NMI pin noise is eliminated with analog delay. The delay time is 60 to 220 ns. A signal input that changes within the delay time is not internally acknowledged.

The NMI pin is used for canceling the software STOP mode. In software STOP mode, the internal system clock is not used for noise elimination because the internal system clock is stopped.

7.2.5 Edge detection function

INTM0 is a register that specifies the valid edge of a non-maskable interrupt (NMI). The NMI valid edge can be specified to be either the rising edge or the falling edge by the ESN0 bit.

This register can be read/written in 8-bit or 1-bit units.



7.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850E/MS1 has 47 maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

However, if multiple interrupts are executed, the following processing is necessary.

- <1> Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
- <2> Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in <1>.

7.3.1 Operation

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine:

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower halfword of ECR (EICC).
- (4) Sets the ID bit of the PSW and clears the EP bit.
- (5) Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The configuration of a maskable interrupt servicing is shown in Figure 7-5.




Figure 7-5. Maskable Interrupt Servicing

The INT input masked by the interrupt controllers and the INT input that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the interrupt controller. When the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 are set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt servicing.

7.3.2 Restore

Restoration from maskable interrupt servicing is carried out by the RETI instruction is used.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-6 illustrates the processing of the RETI instruction.

PSW.EP

0

PSW.NP

1

PC ← EIPC
PSW ← EIPSW

Restores original processing

Figure 7-6. RETI Instruction Processing

Caution When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during maskable interrupt servicing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 0 using the LDSR instruction immediately before the RETI instruction.

Remark The solid line shows the CPU processing flow.

7.3.3 Priorities of maskable interrupts

The V850E/MS1 provides multiple interrupt servicing whereby an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels which are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to Table 7-1. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of the PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction into the interrupt service program) to set the interrupt enable mode.

Main routine Servicing of a Servicing of b ĒΙ ĖΙ Interrupt Interrupt request a request b Interrupt request b is acknowledged because the (level 3) (level 2) priority of b is higher than that of a and interrupts are enabled. Servicing of c Interrupt request c Interrupt request d Although the priority of interrupt request d is higher (level 3) (level 2)than that of c, d is held pending because interrupts are disabled. Servicing of d Servicing of e Ε Interrupt request e Interrupt request f Interrupt request f is held pending even if interrupts are (level 2) (level 3) enabled because its priority is lower than that of e. Servicing of f Servicing of g nterrupt request h Interrupt request g (level 1) Interrupt request h is held pending even if interrupts are (level 1) enabled because its priority is the same as that of g. Servicing of h

Figure 7-7. Example of Processing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (1/2)

Remarks 1. a to u in the figure are the names of interrupt requests shown for the sake of explanation.

2. The default priority in the figure indicates the relative priority between two interrupt requests.

Caution The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts.

Main routine Servicing of i ĖΙ Servicing of k ΕI Ínterrupt Interrupt request i request j (level 3) (level 2) Interrupt request j is held pending because its Interrupt request k priority is lower than that of i. k, which occurs after (level 1) j, is acknowledged because it has the higher priority. Servicing of j Servicing of I Interrupt requests m and n are held pending Interrupt because I is serviced in the interrupt disabled request m (level 3) status. Interrupt request I -Interrupt request n (level 2) (level 1) -Pending interrupt requests are acknowledged after Servicing of n servicing of interrupt request I. At this time, interrupt requests n is acknowledged first even though m has occurred first because the priority of n is higher than that of m. Servicing of m Servicing of o Servicing of p Servicing of a Interrupt request o Interrupt Servicing of r Interrupt ĖΙ (level 3) request p (level 2) request q Interrupt (level 1) request r (level 0) If levels 3 to 0 are acknowledged Pending interrupt requests t and u are Servicing of s acknowledged after servicing of s. Because the priorities of t and u are the same, u is **Interrupt** acknowledged first because it has the higher request t default priority, regardless of the order in which the (level 2)→ Interrupt request s interrupt requests were generated. Interrupt request u (level 1) (level 2)-Servicing of u Servicing of t Notes 1. Lower default priority 2. Higher default priority

Figure 7-7. Example of Processing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (2/2)





Figure 7-8. Example of Servicing Interrupt Requests Simultaneously Generated

7.3.4 Interrupt control register (xxlCn)

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read/written in 8-bit or 1-bit units.

Caution Read the xxIFn bit of the xxICn register in the interrupt disabled state. If the xxIFn bit is read in the interrupt enabled state, the correct value may not be read when the timing of interrupt acknowledgement and bit reading conflicts.



Bit position	Bit name				Function					
7	xxIFn	Interrupt Request Flag This is an interrupt request flag. 0: Interrupt request not issued 1: Interrupt request issued The flag xxIFn is reset automatically by the hardware if an interrupt request is received.								
6	xxMKn	Mask Flag This is an interrupt mask flag. 0: Interrupt servicing enabled 1: Interrupt servicing disabled (pending)								
2 to 0	xxPRn2 to xxPRn0	Priority 8 levels of priority order are specified in each interrupt.								
		xxPRn2	xxPRn1	xxPRn0	Interrupt priority specification bit					
		0	0	0	Specifies level 0 (highest).					
		0	0	1	Specifies level 1.					
		0	1	0	Specifies level 2.					
		0	1	1	Specifies level 3.					
		1	0	0	Specifies level 4.					
		1	0	1	Specifies level 5.					
		1 1 0 Specifies level 6.								
		1 1 0 Specifies level 6. 1 1 1 Specifies level 7 (lowest).								

Remark xx: Identification name of each peripheral unit (OV, P10 to P15, CM, CS, SE, SR, ST, AD, DMA)

n: Peripheral unit number (None, or 0 to 3, 10 to 15, 40, 41)

The addresses and bits of the interrupt control registers are as follows.

Table 7-2. Interrupt Control Register Addresses and Bits (1/2)

Address	Register				В	it			
		7	6	5	4	3	2	1	0
FFFFF100H	OVIC10	OVIF10	OVMK10	0	0	0	OVPR102	OVPR101	OVPR100
FFFFF102H	OVIC11	OVIC11	OVMK11	0	0	0	OVPR112	OVPR111	OVPR110
FFFFF104H	OVIC12	OVIF12	OVMK12	0	0	0	OVPR122	OVPR121	OVPR120
FFFFF106H	OVIC13	OVIF13	OVMK13	0	0	0	OVPR132	OVPR131	OVPR130
FFFFF108H	OVIC14	OVIF14	OVMK14	0	0	0	OVPR142	OVPR141	OVPR140
FFFFF10AH	OVIC15	OVIF15	OVMK15	0	0	0	OVPR152	OVPR151	OVPR150
FFFFF10CH	CMIC40	CMIF40	CMMK40	0	0	0	CMPR402	CMPR401	CMPR400
FFFFF10EH	CMIC41	CMIF41	CMMK41	0	0	0	CMPR412	CMPR411	CMPR410
FFFFF110H	P10IC0	P10IF0	P10MK0	0	0	0	P10PR02	P10PR01	P10PR00
FFFFF112H	P10IC1	P10IF1	P10MK1	0	0	0	P10PR12	P10PR11	P10PR10
FFFFF114H	P10IC2	P10IF2	P10MK2	0	0	0	P10PR22	P10PR21	P10PR20
FFFFF116H	P10IC3	P10IF3	P10MK3	0	0	0	P10PR32	P10PR31	P10PR30
FFFFF118H	P11IC0	P11IF0	P11MK0	0	0	0	P11PR02	P11PR01	P11PR00
FFFFF11AH	P11IC1	P11IF1	P11MK1	0	0	0	P11PR12	P11PR11	P11PR10
FFFFF11CH	P11IC2	P11IF2	P11MK2	0	0	0	P11PR22	P11PR21	P11PR20
FFFFF11EH	P11IC3	P11IF3	P11MK3	0	0	0	P11PR32	P11PR31	P11PR30
FFFFF120H	P12IC0	P12IF0	P12MK0	0	0	0	P12PR02	P12PR01	P12PR00
FFFFF122H	P12IC1	P12IF1	P12MK1	0	0	0	P12PR12	P12PR11	P12PR10
FFFFF124H	P12IC2	P12IF2	P12MK2	0	0	0	P12PR22	P12PR21	P12PR20
FFFFF126H	P12IC3	P12IF3	P12MK3	0	0	0	P12PR32	P12PR31	P12PR30
FFFFF128H	P13IC0	P13IF0	P13MK0	0	0	0	P13PR02	P13PR01	P13PR00
FFFFF12AH	P13IC1	P13IF1	P13MK1	0	0	0	P13PR12	P13PR11	P13PR10
FFFFF12CH	P13IC2	P13IF2	P13MK2	0	0	0	P13PR22	P13PR21	P13PR20
FFFFF12EH	P13IC3	P13IF3	P13MK3	0	0	0	P13PR32	P13PR31	P13PR30
FFFFF130H	P14IC0	P14IF0	P14MK0	0	0	0	P14PR02	P14PR01	P14PR00
FFFFF132H	P14IC1	P14IF1	P14MK1	0	0	0	P14PR12	P14PR11	P14PR10
FFFFF134H	P14IC2	P14IF2	P14MK2	0	0	0	P14PR22	P14PR21	P14PR20
FFFFF136H	P14IC3	P14IF3	P14MK3	0	0	0	P14PR32	P14PR31	P14PR30
FFFFF138H	P15IC0	P15IF0	P15MK0	0	0	0	P15PR02	P15PR01	P15PR00
FFFFF13AH	P15IC1	P15IF1	P15MK1	0	0	0	P15PR12	P15PR11	P15PR10
FFFFF13CH	P15IC2	P15IF2	P15MK2	0	0	0	P15PR22	P15PR21	P15PR20
FFFFF13EH	P15IC3	P15IF3	P15MK3	0	0	0	P15PR32	P15PR31	P15PR30
FFFFF140H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF142H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF144H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF146H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF148H	CSIC0	CSIF0	CSMK0	0	0	0	CSPR02	CSPR01	CSPR00
FFFFF14AH	CSIC1	CSIF1	CSMK1	0	0	0	CSPR12	CSPR11	CSPR10
FFFFF14CH	CSIC2	CSIF2	CSMK2	0	0	0	CSPR22	CSPR21	CSPR20
FFFFF14EH	CSIC3	CSIF3	CSMK3	0	0	0	CSPR32	CSPR31	CSPR30
FFFFF150H	SEIC0	SEIF0	SEMK0	0	0	0	SEPR02	SEPR01	SEPR00
FFFFF152H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF154H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF156H	SEIC1	SEIF1	SEMK1	0	0	0	SEPR12	SEPR11	SEPR10

Table 7-2. Interrupt Control Register Addresses and Bits (2/2)

Address	Register		Bit							
		7	6	5	4	3	2	1	0	
FFFFF158H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10	
FFFFF15AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10	
FFFFF15CH	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0	


7.3.5 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set (1) and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.


★ Caution Read the ISPR register in the interrupt disabled state. If the ISPR register is read in the interrupt enabled state, the correct value may not be read when the timing of interrupt acknowledgement and register reading conflicts.



7.3.6 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW.

This controls the maskable interrupt's operating state, and stores control information on enabling/disabling acknowledgement of interrupt requests.



7.3.7 Noise elimination

Digital noise eliminators are added to each of the INTPn0 to INTPn3, Tln, TCLRn and ADTRG pins (n = 10 to 15). Using these circuits, these pins' input level is sampled each sampling clock cycle (fsmp). If the same level cannot be detected 3 times consecutively in the sampling results, that input pulse is removed as noise.

The noise elimination time at each pin is shown below.

Pin	Sampling Clock (fsmp)	Noise Elimination Time
TCLR10 to TCLR15	φ	$2 \times \phi$
TI10 to TI15	φ	to $3 \times \phi$
INTP100 to INTP103, INTP110 to INTP113, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP152, INTP153/ADTRG	φ	· 3 × ψ

Remark ϕ : Internal system clock

Notes 1. Pulse width of unrecognizable noise.2. Pulse width of recognizable signals.

Sampling clock (fsmP)

Input signal

Max. 3 clocksNote 1

Min. 2 clocksNote 2

Internal signal

Falling edge detection

Figure 7-9. Example of Noise Elimination Timing

- Cautions 1. If the input pulse width is between 2 and 3 sampling clocks, whether the input pulse is detected as a valid edge or eliminated as a noise is undefined.
 - 2. To securely detect the level as a pulse, the same-level input of 3 sampling clocks or more is required.
 - 3. When noise is generated in synchronization with a sampling clock, this may not be recognized as noise. In this case, eliminate the noise by attaching a filter to the input pin.


★ 7.3.8 Edge detection function

The valid edge of pins INTPn0 to INTPn3 can be selected by program. The valid edge that can be selected is one of the following (n = 10 to 15).

- · Rising edge
- Falling edge
- · Both the rising and falling edges

Edge-detected INTPn0 to INTPn3 signals become interrupt sources or capture triggers.

The block diagram of the edge detectors for these pins is shown below.



Valid edges are specified by external interrupt mode registers 1 to 6 (INTM1 to INTM6).

(1) External interrupt mode registers 1 to 6 (INTM1 to INTM6)

These are registers that specify the valid edge for external interrupt requests (INTP100 to INTP103, INTP110 to INTP13, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP153), by external pins. The correspondence between each register and the external interrupt requests which that register controls is shown below.

- INTM1: INTP100 to INTP103
- INTM2: INTP110 to INTP113
- INTM3: INTP120 to INTP123
- INTM4: INTP130 to INTP133
- INTM5: INTP140 to INTP143
- INTM6: INTP150 to INTP153

INTP153 is used for both an A/D converter external trigger input (ADTRG) and a pin. The valid edge of the external trigger input (ADTRG) is fixed to the falling edge. Therefore, if the ES531 and ES530 bits of INTM6 are set in the external trigger mode by bits TRG0 to TRG2 of A/D converter mode register 1 (ADM1), set the valid edge specification of INTP153 to the falling edge (ES531 and ES530 bits = 00).

The valid edge can be specified independently for each pin, as the rising edge, the falling edge or both the rising and falling edges.

These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0		
INTM1	ES031	ES030	ES021	ES020	ES011	ES010	ES001	ES000	Address FFFFF182H	After rese
Control pins	INTP103		INTP102		INTP101		INTP100			
INTM2	ES131	ES130	ES121	ES120	ES111	ES110	ES101	ES100	FFFFF184H	00H
Control pins	INT	INTP113		INTP112		INTP111		P110	l	
INTM3	ES231	ES230	ES221	ES220	ES211	ES210	ES201	ES200	FFFFF186H	00H
Control pins	INTP123		INTP122		INTP121		INTP120		l	
INTM4	ES331	ES330	ES321	ES320	ES311	ES310	ES301	ES300	FFFFF188H	00H
Control pins	INTP133		INTP132		INTP131		INTP130		l	
INTM5	ES431	ES430	ES421	ES420	ES411	ES410	ES401	ES400	FFFFF18AH	00H
Control pins	INTP143		INTP142		INTP141		INTP140		l	
INTM6	ES531	ES530	ES521	ES520	ES511	ES510	ES501	ES500	FFFFF18CH	00H
Control pins	INTP153		INTP152			NTP151 INTP150			l	
Bit position Bit na		name	Function							
7 to 0	ESmn1, ESmn0 (m = 5 to 0, n = 3 to 0)		Edge Select Specifies the valid edge of the INTP1mn pin.							
			ESmn1 ES		Smn0		Operation			
			0		0	Falling edg	je			
			0		1	Rising edg	е			
			1		0	RFU (reserved)				
			1		1	Both rising and falling edges				

7.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

7.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine:

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of the PSW.
- (5) Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 7-10 illustrates how a software exception is processed.




Figure 7-10. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 0 to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

7.4.2 Restore

Restoration from the software exception processing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfer control to the address of the restored PC.

- (1) Restores the values of the PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-11 illustrates the processing of the RETI instruction.

PSW.EP

O

PSW.NP

1

PC + EIPC
PSW + EIPSW

Original processing restored


Figure 7-11. RETI Instruction Processing

Caution When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during the software exception process, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 1 using the LDSR instruction immediately before the RETI instruction.

Remark The solid line shows the CPU processing flow.

7.4.3 Exception status flag (EP)

The EP flag is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.




7.5 Exception Trap

The exception trap is an interrupt that is requested when illegal execution of an instruction takes place. In the V850E/MS1, an illegal opcode exception (ILGOP: ILleGal Opcode trap) is considered an exception trap.

An illegal opcode exception is generated in the case where the sub-opcode of the following instruction is an illegal opcode when execution of that instruction is attempted.

7.5.1 Illegal opcode definition

The illegal opcode has a 32-bit long instruction format: bits 10 to 5 are 111111B and bits 26 to 23 are 0111B to 1111B, with bit 16 defined as an optional instruction code, 0B.



Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended that it not be used.


7.5.2 Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine:

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPC.
- (3) Sets the NP, EP, and ID bits of the PSW.
- (4) Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 7-12 illustrates how the exception trap is processed.

Figure 7-12. Exception Trap Processing



7.5.3 Restore

Restoration from an exception trap is not possible. Perform a system reset by RESET input.

7.6 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a process by which the interrupt request currently being serviced can be interrupted during servicing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is acknowledged and serviced first.

If there is an interrupt request with a lower priority level than the interrupt request currently being serviced, that interrupt request is held pending.

Maskable interrupt multiple servicing control is executed when interrupts are enabled (ID = 0). Thus, if multiple interrupts are executed, it is necessary to set the interrupt enabled state (ID = 0) even for an interrupt servicing routine.

If a maskable interrupt or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.

This is accomplished by the following procedure.

(1) To acknowledge maskable interrupts in a service program

Service program of maskable interrupt or exception

•••

- · EIPC saved to memory or register
- · EIPSW saved to memory or register
- El instruction (enables interrupt acknowledgement)

•••

•••

...

• DI instruction (disables interrupt acknowledgement)

- · Saved value restored to EIPSW
- Saved value restored to EIPC
- RETI instruction

Maskable interrupt acknowledgement

(2) To generate an exception in a service program

Service program of maskable interrupt or exception

•••

- · EIPC saved to memory or register
- EIPSW saved to memory or register

...

• TRAP instruction

...

- Saved value restored to EIPSW
- Saved value restored to EIPC
- RETI instruction

 \leftarrow Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt servicing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), which can be set as desired via software. The priority order level is set using the xxPRn0 to xxPRn2 bits of the interrupt control request register (xxlCn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the xxMKn bit and the priority order is set to level 7 by the xxPRn0 to xxPRn2 bits.

The priority order of maskable interrupts is as follows.

Interrupt servicing that has been suspended as a result of multiple processing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In the non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are not acknowledged but are held pending.

7.7 Interrupt Response Time

The following table describes the V850E/MS1 interrupt response time (from interrupt request generation to start of interrupt servicing).

2 system 2 system clocks clocks **CLKOUT** Interrupt request Instruction 1 IF ID ΕX MEM WB Instruction 2 IFX IDX INT1 INT2 INT3 INT4 Interrupt acknowledgement operation Instruction (start instruction of IF ID ΕX interrupt servicing routine) INT1 to INT4: Interrupt acknowledgement servicing Remark IF×: Invalid instruction fetch ID×: Invalid instruction decode

Figure 7-13. Pipeline Operation at Interrupt Request Acknowledgement (Outline)

Interrupt Response Time (Internal System Clock)			Condition
	Internal interrupt	External interrupt	
Minimum	4	6	The following cases are exceptions. In IDLE/software STOP mode
Maximum	10	12	External bus is accessed Two or more interrupt request non-sample instructions are executed in succession Access to interrupt control register

7.8 Periods in Which Interrupts Are Not Acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction.

The interrupt request non-sample instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (vs. PSW)
- The store instruction for the interrupt control register (xxlCn) and command register (PRCMD)


CHAPTER 8 CLOCK GENERATOR FUNCTIONS

The clock generator (CG) generates and controls the internal system clock (ϕ) that is supplied to each internal unit, of which the CPU is the primary unit.

8.1 Features

- O Multiplication function using PLL (phase locked loop) synthesizer
- O Clock sources
 - Oscillation by connecting a resonator: $fxx = \phi/5$
 - External clock: $fxx = 2 \times \phi$, $\phi/5$
- O Power-save control
 - HALT mode
 - IDLE mode
 - Software STOP mode
 - · Clock output inhibit function
- O Internal system clock output function

8.2 Configuration



8.3 Input Clock Selection

The clock generator is configured from an oscillator and a PLL synthesizer. If, for example, an 8 MHz crystal resonator or ceramic resonator is connected to the X1 and X2 pins, an internal system clock (ϕ) of 40 MHz can be generated (when using the μ PD703100-40 or 703100A-40).

Also, an external clock can be input directly to the oscillator. In this case, input a clock signal to the X1 pin only and leave the X2 pin open.

Two types of mode, a PLL mode and a direct mode, are provided as the basic operating modes for the clock generator. Selection of the operating mode is made by the CKSEL pin. The input to this pin is latched on reset.

CKSEL	Operating Mode
0	PLL mode
1	Direct mode

Caution Fix the input level of the CKSEL pin before use. If it is switched during operation, a malfunction may occur.

8.3.1 Direct mode

In the direct mode, an external clock with double the internal system clock frequency is input. Mainly, this mode is used in application systems where the V850E/MS1 is operated at relatively low frequencies. In consideration of EMI countermeasures, if the external clock frequency (fxx) is 40 MHz (internal system clock (ϕ) = 20 MHz) or greater, the PLL mode is recommended.

Caution In the direct mode, be sure to input an external clock (do not connect an external resonator).

8.3.2 PLL mode

In the PLL mode, by connecting an external resonator or inputting an external clock and multiplying this clock by the PLL synthesizer, an internal system clock (ϕ) is generated.

After reset, an internal system clock (ϕ) that is 5 times the frequency of the input clock frequency (fxx) (5 × fxx), is generated.

In the PLL mode, if the clock supply from an external resonator or external clock source stops, the internal system clock (ϕ) continues to operate based on the free-running frequency of the clock generator's internal voltage controlled oscillator (VCO). In this case, ϕ = approx. 1 MHz (target). However, do not devise an application method in which you expect to use this free-running frequency.

Example Clock used when in the PLL mode

System Clock Frequency (φ) [MHz]	External Resonator/External Clock Frequency (fxx) [MHz]
40.000 ^{Note}	8.0000
32.768	6.5536
25.000	5.0000
20.000	4.0000


Note μ PD703100-40 and 703100A-40 only

8.3.3 Clock control register (CKC)

This is an 8-bit register that controls the internal system clock frequency (ϕ) in the PLL mode, and can be written to only by a specific combination of instruction sequences so that it cannot be rewritten easily by mistake due to inadvertent program loop.

This register can be read/written in 8-bit or 1-bit units.

Caution When in the direct mode, do not change the setting of this register.



The sequence of setting data to this register is the same as for the power-save control register (PSC). However, the restrictions shown in **Remark 2** of **3.4.9 Specific registers** do not apply. For details, refer to **8.5.2 Control registers**.

Example Clock generator setting

Operating Mode	CKSEL Pin	CKC Register		Input Clock (fxx)	Internal System Clock (φ)
		CKDIV1 Bit	CKDIV0 Bit		
Direct mode	High-level input	0	0	16 MHz	8 MHz
PLL mode	Low-level input	0 0		8 MHz	40 MHz ^{Note}
		1	0	8 MHz	8 MHz
		1	1	8 MHz	4 MHz
Other than above	ve	Setting prohibited	·		


Note μ PD703100-40 and 703100A-40 only

8.4 PLL Lockup

The lockup time (frequency stabilization time) is the amount of time from when the power is turned on or software STOP mode is released, until the phase locks at the prescribed frequency and becomes stable. The state until this stabilization occurs is called the unlocked state and the stabilized state is called the locked state.

There is LOCK flag, which reflects the PLL's frequency stabilization state, and a PRERR flag, which shows when a protection error occurs, in the system status register (SYS).

This register can be read/written in 8-bit or 1-bit units.



Remark For an explanation of the PRERR flag, refer to **3.4.9 (2) System status register (SYS**).

If the clock stops, the power fails, or some other factor occurs to cause the unlocked state, in control processing which depends on software execution speed such as real-time processing, be sure to begin processing after judging the LOCK flag by software immediately after operation starts, and after waiting for the clock to stabilize again.

On the other hand, for static processing such as setting of internal hardware, or initialization of register data and memory data, it is possible to execute these without waiting for the LOCK flag to be reset.

The relationship between the oscillation stabilization time (the time from when the resonator starts to oscillate until the input waveform stabilizes) when a resonator is used, and the PLL lockup time (the time until the frequency is stabilized) is shown below.

Oscillation stabilization time < PLL lockup time

8.5 Power-Save Control

8.5.1 Outline

The V850E/MS1 standby function comprises the following three modes:

(1) HALT mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the CPU's operating clock stops. Supply of the clock to the other internal peripheral functions is continued. Through intermittent operation by combining this mode with the normal operation mode, the system's total power consumption can be reduced.

The system is switched to the HALT mode via an exclusive instruction (the HALT instruction).

(2) IDLE mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but supply of the internal system clock is stopped, which causes the overall system to stop.

When releasing the system from the IDLE mode, it is not necessary to secure the oscillation stabilization time of the oscillator, so it is possible to switch to normal operation at high speed.

The system enters the IDLE mode in accordance with the settings in the PSC register (specific register).

The IDLE mode is positioned midway between the software STOP mode and the HALT mode in relation to clock stabilization time and current consumption and is used for cases where the low-current-consumption mode is used and where it is desired to eliminate the clock stabilization time after it is released.

(3) Software STOP mode

In this mode, the clock generator (oscillator and PLL synthesizer) is stopped and the overall system is stopped, thus entering an ultra-low-power-consumption state where only leakage current is lost. It is possible to enter the software STOP mode by setting the PSC register (specific register).

(a) PLL mode

The system is switched to software STOP mode by setting the register using software. At the same time the oscillator stops, the PLL synthesizer's clock output stops. After releasing the software STOP mode, it is necessary to secure oscillation stabilization time for the oscillator until the system clock stabilizes. Also, depending on the program, PLL lockup time may be required.

(4) Clock output inhibit mode

Internal system clock output from the CLKOUT pin is disabled.

The operation of the clock generator in the normal operation mode, and in the HALT, IDLE, and software STOP modes is shown in Table 8-1.


By combining each of the modes and by switching modes according to the required usage, it is possible to realize an effective low-power-consumption system.

Table 8-1. Clock Generator Operation by Power-Save Control

Clo	ck Source	Power-Save Mode	Oscillator (OSC)	PLL Synthesizer	Supply of Clock to Internal Peripheral I/O	Supply of Clock to the CPU
PLL mode	Oscillation by	(During normal operation)	0	0	0	0
	resonator	HALT mode	0	0	0	×
		IDLE mode	0	0	×	×
		Software STOP mode	×	×	×	×
	External clock	(During normal operation)	×	0	0	0
		HALT mode	×	0	0	×
		IDLE mode	×	0	×	×
		Software STOP mode	×	×	×	×
Direct mode		(During normal operation)	×	×	0	0
		HALT mode	×	×	0	×
		IDLE mode	×	×	×	×
		Software STOP mode	×	×	×	×

O: OperatingX: Stopped

Figure 8-1. Power-Save Mode State Transition Diagram




8.5.2 Control registers

(1) Power-save control register (PSC)

This is an 8-bit register that controls the power-save mode.

This is one of the specific registers and is active only when accessed by a specific sequence during a write operation. For details, refer to **3.4.9 Specific registers**.

This register can be read/written in 8-bit or 1-bit units.



Bit position	Bit name	Function					
7, 6	DCLK1, DCLK0	Disable CLKC This specifies		pin's operating mode.			
		DCLK1	DCLK0	Mode			
		0	0	Normal output mode			
		0	1	RFU (reserved)			
		1	0	RFU (reserved)			
		1	1	Clock output inhibit mode			
5	TBCS	Time Base Count Select Selects the time base counter clock. 0: fxx/2 ⁸ 1: fxx/2 ⁹ Details are shown in 8.6.2 Time base counter (TBC) .					
4	CESEL	Specifies the figure of the fi	Crystal/External Select Specifies the function of pins X1 and X2. 0: A resonator is connected to pins X1 and X2. 1: An external clock is connected to the X1 pin. If CESEL = 1, the oscillator's feedback loop is cut and current leakage is prevented when in the software STOP mode. Also, the oscillation stabilization time count by the time base counter (TBC) after the software STOP mode is released is not carried out.				
2	IDLE ^{Note}	IDLE Mode Specifies the IDLE mode. The IDLE state is entered if 1 is written. It is automatically reset (0) if the IDLE mode is released.					
1	STP ^{Note}	STOP Mode Specifies the s The STOP sta It is automatic	ite is entered				

Note If the IDLE bit is set at 1 and the STP bit is also set at 1, the system enters the software STOP mode.

8.5.3 HALT mode

(1) Setting and operating state

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the CPU's operating clock stops. Supply of the clock to other internal peripheral I/O functions is continued and their operation continues. By setting the HALT mode while CPU is idle, the system's total power consumption can be reduced.

Switching to the HALT mode is accomplished by executing the HALT instruction.

In the HALT mode, program execution stops, but all the contents of all the registers, internal RAM, and ports are held in the state they were in just before the HALT mode was entered. Also, internal peripheral I/O (other than the ports) that are not dependent on CPU instruction processing continue operating. The state of each hardware unit when in the HALT mode is shown in Table 8-2.

Remark Even after HALT instruction execution, instruction fetch operations continue until the internal instruction prefetch queue becomes full. When the prefetch queue becomes full, it stops in the state shown in Table 8-2.

Table 8-2. Operating States When in HALT Mode

	Function	Operating State		
Clock generator		Operating		
Internal syste	m clock	Operating		
CPU		Stopped		
Ports		Held		
Internal periph	neral I/O (except ports)	Operating		
Internal data		All the CPU's registers, status, data, internal RAM contents and other internal data, etc. are retained in the state they were in before entering the HALT mode.		
When in	D0 to D15	Operating		
external expansion	A0 to A23			
mode	$\overline{RD}, \overline{WE}, \overline{OE}, \overline{BCYST}$			
	LWR, UWR, IORD, IOWR			
	CS0 to CS7			
	RAS0 to RAS7			
	LCAS, UCAS			
	REFRQ			
	HLDRQ			
	HLDAK			
	WAIT			
CLKOUT		Clock output (when not in clock output inhibit mode)		

(2) Releasing HALT mode

The HALT mode can be released by NMI pin input, an unmasked maskable interrupt request, or a RESET signal input.

(a) Release by NMI pin input, maskable interrupt request

The HALT mode is unconditionally released by NMI pin input or an unmasked maskable interrupt request regardless of the priority. However, if the HALT mode is set in an interrupt servicing routine, the operation will differ as follows:

- (i) If an interrupt request with a priority lower than that of the interrupt request under execution is generated, the HALT mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request will be held pending.
- (ii) If an interrupt request (including NMI request) with a priority higher than the interrupt request under execution is generated, the HALT mode is released, and the interrupt request is also acknowledged.

Table 8-3. Operations After HALT Mode Is Released by Interrupt Request

Releasing Source	Interrupt Enable (EI) State	Interrupt Disable (DI) State	
NMI request	Branch to handler address		
Maskable interrupt request	Branch to the handler address or execute the next instruction.	Execute the next instruction.	

(b) Release by RESET pin input

This operation is the same as a normal reset operation.

8.5.4 IDLE mode

(1) Settings and operating state

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but supply of the internal system clock is stopped, which causes the overall system to stop.

When releasing the system from the IDLE mode, it is not necessary to secure the oscillation stabilization time of the oscillator, so it is possible to switch to normal operation at high speed.

The IDLE mode is entered by setting the PSC register (specific register) using a store instruction (ST/SST instruction) or a bit manipulation instruction (SET1/CLR1/NOT1 instruction) (refer to **3.4.9 Specific registers**). In the IDLE mode, program execution is stopped, but all the contents of all the registers, internal RAM, and ports are held. Operation of the internal peripheral I/O (except the ports) is also stopped.

The state of each hardware unit when in IDLE mode is as shown in Table 8-4.

Table 8-4. Operating States When in IDLE Mode

	Function	Operating State		
Clock generator		Operating		
Internal system cloc	k	Stopped		
CPU		Stopped		
Ports		Held		
Internal peripheral I/	O (except ports)	Stopped		
Internal data		All the CPU's registers, status, data, internal RAM contents and other internal data, etc. are retained in the state they were in before entering the HALT mode.		
When in external	D0 to D15	High impedance		
expansion mode	A0 to A23			
	$\overline{\text{RD}}, \overline{\text{WE}}, \overline{\text{OE}}, \overline{\text{BCYST}}$			
	TWR, TWR, TORD, TOWR	High-level output		
	CS0 to CS7			
	RAS0 to RAS7	Operating		
	TCAS, UCAS			
	REFRQ			
	HLDRQ	Input (no sampling)		
	HLDAK	High impedance		
	WAIT	Input (no sampling)		
CLKOUT		Low-level output		

(2) Releasing IDLE mode

The IDLE Mode is released by NMI pin input or RESET pin input.

(a) Release by NMI pin input

This is acknowledged as a NMI request together with the release of the IDLE mode.

However, in cases where setting the system in the IDLE mode is included in the NMI servicing routine, the IDLE mode only is released and the interrupt is not acknowledged. The interrupt request itself is held pending.

The interrupt servicing started when the IDLE mode is released by NMI pin input is treated in the same way as ordinary NMI interrupt servicing in an emergency, etc. (since the NMI interrupt handler address is unique). Consequently, in cases where it is necessary to distinguish between the two in a program, it is necessary to prepare the software status in advance and set the status before setting the PSC register using the store instruction or a bit manipulation instruction. By checking this status in NMI interrupt servicing, it is possible to distinguish it from an ordinary NMI.

(b) Release by RESET pin input

This is the same as an ordinary reset operation.

8.5.5 Software STOP mode

(1) Settings and operating state

In this mode, the clock generator (oscillator and PLL synthesizer) is stopped. The overall system is stopped, and it enters an ultra-low-power-consumption state where only device leakage current is lost.

It is possible to enter the software STOP mode by setting the PSC register (specific register) using a store instruction (ST/SST instruction) or a bit manipulation instruction (SET1/CLR1/NOT1 instruction) (refer to **3.4.9 Specific registers**).

In the case of the PLL mode and oscillator connection mode (CESEL bit of the PSC register = 0), it is necessary to secure the oscillation stabilization of the oscillator after releasing the software STOP mode.

In the software STOP mode, program execution stops, but all the contents of all the registers, internal RAM, and ports are held in the state they were in just before entering the software STOP mode. Operation of the internal peripheral I/O (except the ports) is also stopped.

The status of each hardware unit during the software STOP mode is as shown in Table 8-5.

Caution In the case of the direct mode (CKSEL pin = 1) or external clock connection mode (CESEL bit of the PSC register = 1), the software STOP mode cannot be used.

Table 8-5. Operating States When in Software STOP Mode

Function		Operating State			
Clock generator		Stopped			
Internal system clock		Stopped			
CPU		Stopped			
Ports ^{Note}		Held			
Internal peripheral I/	O (except ports)	Stopped			
Internal data ^{Note}		All the CPU's registers, status, data, internal RAM contents, other internal data, etc. are retained in the state they were in before entering the HALT mode.			
When in external	D0 to D15	High impedance			
expansion mode	A0 to A23				
	\overline{RD} , \overline{WE} , \overline{OE} , \overline{BCYST}				
	TWR, TWR, TORD, TOWR	High-level output			
	CS0 to CS7				
	RAS0 to RAS7	Operating			
	TCAS, UCAS				
	REFRQ				
	HLDRQ	Input (no sampling)			
	HLDAK	High impedance			
	WAIT	Input (no sampling)			
CLKOUT		Low-level output			

Note If the V_{DD} value is within the operable range.

However, even when it drops below the minimum operable voltage, if the data hold voltage VDDDR is maintained, the contents of internal RAM only are held.

(2) Releasing software STOP mode

The software STOP mode is released by NMI pin input or RESET pin input.

Also, when releasing the software STOP mode in the PLL mode and the oscillator connection mode (CESEL bit of the PSC register = 0), it is necessary to secure oscillation stabilization time for the oscillator.

Note that depending on the program, PLL lockup time may also be necessary. For details, refer to **8.4 PLL Lockup**.

(a) Release by NMI pin input

An NMI pin input is acknowledged as an NMI request as well as the release of the software STOP mode. However, in case where setting the system in the software STOP mode is included in the NMI servicing routine, the software STOP mode only is released and the interrupt is not acknowledged. The interrupt request itself is held pending.

The interrupt servicing started when the STOP mode is released by an NMI pin input is treated in the same way as ordinary NMI interrupt servicing in an emergency, etc. (since the NMI interrupt handler address is unique). Consequently, in cases where it is necessary to distinguish between the two, it is necessary to prepare the software status in advance and set the status before setting the PSC register using the store instruction or a bit manipulation instruction. By checking this status in NMI interrupt servicing, it is possible to distinguish it from an ordinary NMI.

(b) Release by RESET pin input


This is the same as an ordinary reset operation.

8.5.6 Clock output inhibit mode

If the DCLK0 and DCLK1 bits of the PSC register are set to 1, the system enters the clock output inhibit mode, in which clock output from the CLKOUT pin is disabled.

This is most appropriate in single-chip mode 0 and 1 systems, or in systems that access instruction fetches or data from external expansion devices asynchronously.

In this mode, since operation of the CLKOUT signal output is completely stopped, much lower power consumption and suppression of radiation noise from the CLKOUT pin is possible. Also, by combining this mode with the HALT, IDLE, and software STOP modes, more effective power saving becomes possible (refer to **8.5.2 Control registers**).



Remark When in flash memory programming mode, the CLKOUT signal is not output regardless of the PSC register setting.

8.6 Securing Oscillation Stabilization Time

8.6.1 Specifying securing of oscillation stabilization time


There are 2 methods for specifying securing of time for stabilizing the stopped oscillator after releasing the software STOP mode.

(1) If securing time by the internal time base counter (NMI pin input)

If the valid edge of the NMI pin is input, the software STOP mode is released. When the inactive edge is input to the pin, the time base counter (TBC) starts counting, by which count time the time until the clock output from the oscillator stabilizes is secured.

Oscillation stabilization time \equiv (Active level width after NMI input valid edge detection) + (TBC count time)

After the proper time, start internal system clock output and branch to the NMI interrupt handler address.



The NMI pin should normally be set at the inactive level (for example, so that it changes to high level when the valid edge is specified to be falling).


Furthermore, if an operation is executed which sets the system in the STOP mode for a time until an interrupt is received from the CPU from the NMI valid edge input timing, the software STOP mode is quickly released. In the case of the PLL mode and the resonator connection mode (CESEL bit of PSC register = 0), program execution starts after the oscillation stabilization time is secured by the time base counter after input of the NMI pin's inactive edge.

(2) If securing time by the signal level width (RESET pin input)

By inputting a falling edge to the RESET pin, the software STOP mode is released.

At the low-level width of the signal input to the pin, enough time is secured until the clock output from the oscillator stabilizes.

After inputting the rising edge to the RESET pin, supply of the internal system clock begins and the system branches to the handler address that was set at system reset time.



8.6.2 Time base counter (TBC)

The time base counter (TBC) is used to secure the oscillation stabilization time of the oscillator when the software STOP mode is released.

• Resonator connection time (PLL mode, and CESEL bit of the PSC register = 0)

After releasing the software STOP mode, the oscillation stabilization time is counted by the TBC and after counting has ended, program execution begins.

The TBC count clock is selected by the TBCS bit in the PSC register, and it is possible to set the following count times (refer to **8.5.2 (1) Power-save control register (PSC)**).

Table 8-6. Example of Count Time ($\phi = 5 \times fxx$)

TBCS Bit	Count Clock	Count Time						
		fxx = 4.0000 MHz	fxx = 5.0000 MHz	fxx = 6.5536 MHz	fxx = 8.0000 MHz			
		ϕ = 20.000 MHz ϕ = 25.000 MHz ϕ = 3		φ = 32.768 MHz	ϕ = 40.000 MHz ^{Note}			
0	fxx/2 ⁸	16.4 ms	16.4 ms 13.1 ms 10.0 ms		8.1 ms			
1	fxx/2 ⁹	32.8 ms	26.2 ms	20.0 ms	16.3 ms			

fxx: External resonator frequency

φ: Internal system clock frequency

Note μ PD703100-40 and 703100A-40 only

CHAPTER 9 TIMER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)

9.1 Features

- O Measures the pulse interval and frequency and outputs a programmable pulse.
 - 16-bit measurements are possible.
 - Pulse multiple states can be generated (interval pulse, one-shot pulse)
- O Timer 1
 - 16-bit timer/event counter
 - Count clock sources: 2 types (internal system clock division selection, external pulse input)
 - Capture/compare common registers: 24
 - Count clear pins: TCLR10 to TCLR15
 - Interrupt sources: 30
 - External pulse outputs: 12
- O Timer 4
 - 16-bit interval timer
 - The count clock is selected from internal system clock divisions.
 - Compare registers: 2
 - Interrupt sources: 2

9.2 Basic Configuration

The basic configuration is shown below.


Table 9-1. RPU Configuration List

Timers	Count Clock	Registers	Read/Write	Interrupt Signals Generated	Capture Trigger	Timer Output S/R	Other Functions
Timer 1	φ/2	TM10	Read	INTOV10	—	_	External clear
	φ/4	CC100	Read/write	INTCC100	INTP100	TO100 (S)	_
	φ/8 φ/16	CC101	Read/write	INTCC101	INTP101	TO100 (R)	_
	φ/16 φ/32	CC102	Read/write	INTCC102	INTP102	TO101 (S)	_
	φ/64	CC103	Read/write	INTCC103	INTP103	TO101 (R)	_
	TI1n Pin Input	TM11	Read	INTOV11	_	_	External clear
	(n = 0 to 5)	CC110	Read/write	INTCC110	INTP110	TO110 (S)	A/D conversion start trigger
		CC111	Read/write	INTCC111	INTP111	TO110 (R)	A/D conversion start trigger
		CC112	Read/write	INTCC112	INTP112	TO111 (S)	A/D conversion start trigger
		CC113	Read/write	INTCC113	INTP113	TO111 (R)	A/D conversion start trigger
		TM12	Read	INTOV12			External clear
		CC120	Read/write	INTCC120	INTP120	TO120 (S)	_
	CC121	Read/write	INTCC121	INTP121	TO120 (R)	_	
		CC122	Read/write	INTCC122	INTP122	TO121 (S)	_
		CC123	Read/write	INTCC123	INTP123	TO121 (R)	_
		TM13	Read	INTOV13	_	_	External clear
		CC130	Read/write	INTCC130	INTP130	TO130 (S)	_
		CC131	Read/write	INTCC131	INTP131	TO130 (R)	_
		CC132	Read/write	INTCC132	INTP132	TO131 (S)	_
		CC133	Read/write	INTCC133	INTP133	TO131 (R)	_
		TM14	Read	INTOV14	_	_	External clear
		CC140	Read/write	INTCC140	INTP140	TO140 (S)	_
		CC141	Read/write	INTCC141	INTP141	TO140 (R)	_
		CC142	Read/write	INTCC142	INTP142	TO141 (S)	_
		CC143	Read/write	INTCC143	INTP143	TO141 (R)	_
		TM15	Read	INTOV15	_	_	External clear
		CC150	Read/write	INTCC150	INTP150	TO150 (S)	_
		CC151	Read/write	INTCC151	INTP151	TO150 (R)	_
		CC152	Read/write	INTCC152	INTP152	TO151 (S)	_
		CC153	Read/write	INTCC153	INTP153	TO151 (R)	_
Timer 4	φ/32	TM40	Read	_	_	_	_
	φ/64	CM40	Read/write	INTCM40	_	_	_
	φ/128 φ/256	TM41	Read	_	_	_	_
	Ψι230	CM41	Read/write	INTCM41	_	_	


Remark ϕ : Internal system clock

S/R: Set/reset

(1) Timer 1 (16-bit timer/event counter)




(2) Timer 4 (16-bit interval timer)



9.2.1 Timer 1

(1) Timers 10 to 15 (TM10 to TM15)

TM1n functions as a 16-bit free-running timer or as an event counter for an external signal. These timers are mainly used for period measurement and frequency measurement, as well as pulse output (n = 0 to 5). TM1n is read-only, in 16-bit units.



TM1n carries out count-up operations of the internal count clock or of an external count clock. Starting and stopping the timer is controlled by the CE1n bit of timer control register 1n (TMC1n).

Selection of an internal or external count clock is performed by the TMC1n register.

(a) Selection of an external count clock

TM1n operates as an event counter. The valid edge is specified by timer unit mode register 1n (TUM1n) and TM1n is counted up by Tl1n pin input.

(b) Selection of an internal count clock

TM1n operates as a free-running timer. The counter clock can be selected from among the divisions performed by the prescaler, $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, or $\phi/64$, through the TMC1n register.

If the timer overflows, an overflow interrupt can be generated. Also, the timer can be stopped after an overflow by a TUM1n register specification.

The timer can also be cleared and started using the external input TCLR1n. When this is done, the prescaler is cleared at the same time, so the time from TCLR1n input to timer count-up is constant corresponding to the prescaler's division ratio. The operation setting is carried out by the TUM1n register.

Caution The count clock cannot be changed during timer operation.

(2) Capture/compare registers 1n0 to 1n3 (CC1n0 to CC1n3) (n = 0 to 5)

The capture/compare registers are 16-bit registers to which TM1n is connected. They can be used as either a capture register or a compare register in accordance with the specification in timer unit mode register 1n (TUM1n). These registers can be read/written in 16-bit units.

CC100 to CC103	0	Address FFFFF252H to FFFFF258H	After reset Undefined
CC110 to CC113		FFFFF272H to FFFFF278H	Undefined
CC120 to CC123		FFFFF292H to FFFFF298H	Undefined
CC130 to CC133		FFFFF2B2H to FFFFF2B8H	Undefined
CC140 to CC143		FFFFF2D2H to FFFFF2D8H	Undefined
CC150 to CC153		FFFFF2F2H to FFFFF2F8H	Undefined

(a) Set as a capture register

If set as a capture register, these registers detect the valid edge of the corresponding external interrupt signals INTP1n0 to INTP1n3 as a capture trigger. Timer 1n is synchronized with the capture trigger and latches a count value (capture operation). The capture operation is performed out of synchronization with the count clock. The latched value is held in the capture register until the next capture operation is performed.

If the capture (latch) timing to the capture register and writing to the register in response to an instruction are in contention, the latter has the priority and the capture operation is disregarded.

Also, specification of the valid edge of external interrupts (rising, falling, or both edges) can be selected by the external interrupt mode registers (INTM1 to INTM6).

When there is a specification in the capture register, an interrupt is issued when the valid edge of the INTP1n0 to INTP1n3 signals is detected. At this time an interrupt cannot be issued by INTCC1n0 to INTCC1n3, which are the compare register's match signals.

(b) Set as a compare register

If set as a compare register, these registers perform a comparison of the timer and register values at each count clock of the timer, and issue an interrupt if the values match.

The compare registers are provided with a set/reset output function. The corresponding timer output (TO1n0, TO1n1) is set or reset in synchronization with the match signal generation.

The interrupt source differs depending on the function of the register.


If specified a compare register, these registers can be made interrupt signals by selecting, through the specification of the TUM1n register, valid edge detection of either the INTCC1n0 to INTCC1n3 signals, which are the match signals, or the INTP1n0 to INTP1n3 signals.

Furthermore, if the INTP1n0 to INTP1n3 signals are selected, acknowledgement of an external interrupt request and timer output by the compare register's set/reset output function can be carried out in parallel.

9.2.2 Timer 4

(1) Timers 40, 41 (TM40, TM41)

TM4n is a 16-bit timer mainly used as an interval timer for software (n = 0, 1). TM4n is read-only in 16-bit units.



Starting and stopping TM4n is controlled by the CE4n bit of timer control register 4n (TMC4n).


The count clock can be selected from among the divisions performed by the prescaler, $\phi/32$, $\phi/64$, $\phi/128$, or $\phi/256$, via register TMC4n.

Caution Since the timer is cleared at the next count clock after a compare match is issued, when the division ratio is large, even if the timer's value is read immediately after the match interrupt is issued, the timer's value may not be 0.

Also, the count clock cannot be changed during timer operation.

(2) Compare registers 40, 41 (CM40, CM41)

CM4n is a 16-bit register and is connected to TM4n. This register can be read/written in 16-bit units.



This register compares TM4n and CM4n each TM4n count clock and if they match, issues an interrupt (INTCM4n). TM4n is cleared in synchronization with this match.

9.3 Control Registers

(1) Timer unit mode registers 10 to 15 (TUM10 to TUM15)

The TUM1n register controls the operation of timer 1 and specifies the capture/compare register operating mode (n = 0 to 5).

These registers can be read/written in 16-bit units.

(1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
TUM10	0	0	OST0	ECLR 10	TES 101	TES 100	CES 101	CES 100	l	CMS 102	CMS 101	CMS 100		IMS 102	IMS 101	IMS 100	Address FFFFF240H	After reset 0000H
TUM11	0	0	OST1	ECLR 11	TES 111	TES 110	CES 111	CES 110		CMS 112		CMS 110		IMS 112		IMS 110	FFFFF260H	0000H
TUM12	0	0	OST2	ECLR 12	TES 121	TES 120	CES 121	CES 120	CMS 123	I .	CMS 121	CMS 120		IMS 122		IMS 120	FFFFF280H	0000H
TUM13	0	0	OST3	ECLR 13	TES 131	TES 130	CES 131	CES 130		CMS 132		CMS 130		IMS 132		IMS 130	FFFFF2A0H	0000H
TUM14	0	0	OST4	ECLR 14	TES 141	TES 140	CES 141	CES 140	CMS 143	I .	CMS 141	CMS 140	IMS 143			IMS 140	FFFFF2C0H	0000H
TUM15	0	0	OST5	ECLR 15	TES 151	TES 150	CES 151	CES 150	CMS 153	I	CMS 151		IMS 153			IMS 150	FFFFF2E0H	0000H
Bit po	osition			Bit na	ame									Fund	ction			
1	13 OSTn					Overflow Stop Specifies the timer's operation after overflow. This flag is valid only in TM1n. 0: Timer continues to count up after timer overflow. 1: Timer holds 0000H and is in the stopped state after timer overflow. When this happens, the CE1 bit in the TMC1n register remains at 1. Counting up resumes with the next operation. When ECLR1n = 0: 1 write operation to the CE1n bit. When ECLR1n = 1: Trigger input to the timer clear pin (TCLR1n).								w. at 1.				
1	2		ECLR1n				External Input Timer Clear Clearing of the timer is enabled by the TM1n external clear input (TCLR1n). 0: Timer is not cleared by an external input. 1: TM1n is cleared by an external input. Counting up starts after clearing.											

Remark n = 0 to 5

(2/2)

Bit position	Bit name	Function								
11, 10	TES1n1, TES1n0	TI1n Edge Select Specifies the valid edge of the external clock input (TI1n).								
		TES1n1	TES1n0	Valid edge						
		0	0	Falling edge						
		0	1	Rising edge						
		1	0	RFU (reserved)						
		1	1 1 Both the rising and falling edges							
9, 8	CES1n1, CES1n0	TCLR1n Edge Select Specifies the valid edge of the external clear input (TCLR1n).								
		CES1n1								
		0	0	Falling edge						
		0	1	Rising edge						
		1	0	RFU (reserved)						
		1	Both the rising and falling edges							
7 to 4	CMS1nm (m = 3 to 0)	Capture/Compare Mode Select Selects the operating mode of capture/compare register (CC1nm). 0: Operates as a capture register. However, the capture operation when it is specified as a capture register is performed only when the CE1n bit of the TMC1n register = 1. 1: Operates as a compare register.								
3 to 0	IMS1nm (m = 3 to 0)	Interrupt Mode Select Selects either INTP1nm or INTCC1nm as the interrupt source. 0: Makes the compare register's matching signal INTCC1nm the interrupt request signal. 1: Makes the external input signal INTP1nm the interrupt request signal.								

Remark n = 0 to 5

Remarks 1. If the A/D converter is set in the timer trigger mode, the compare register's match interrupt becomes the A/D conversion start trigger, starting the conversion operation. When this happens, the compare register's match interrupt functions as a compare register match interrupt to the CPU. In order for a compare register match interrupt not to be issued to the CPU, disable interrupts with the interrupt mask bits (P11MK0 to P11MK3) of the interrupt control register (P11IC0 to P11IC3).

- 2. If the A/D converter is set in the external trigger mode, the external trigger input becomes the A/D converter start trigger, starting the conversion operation. When this happens, the external trigger input also functions as the capture trigger of timer 1 and as an external interrupt. In order for it not to issue capture triggers or external interrupts, set timer 1 in the compare register and disable interrupts with the interrupt control register's interrupt mask bit.
 - If timer 1 is not set in the compare register, and if interrupts are not disabled in the interrupt control register, the following will happen.

(a) If the interrupt mask bit (IMS153) of the TUM15 register is 0

It also functions as the compare register's match interrupt to the CPU.

(b) If the interrupt mask bit (IMS153) of the TUM15 register is 1

The external trigger input for the A/D converter also functions as an external interrupt to the CPU.

(2) Timer control registers 10 to 15 (TMC10 to TMC15)

TMC10 to 15 control the operation of TM10 to TM15, respectively.

These registers can be read/written in 8-bit or 1-bit units.

(1/2)

	7	6	5	4	3	2	1	0		
TMC10	CE10	0	0	ETI10	PRS101	PRS100	PRM101	0	Address FFFFF242H	After reset 00H
									•	
TMC11	CE11	0	0	ETI11	PRS111	PRS110	PRM111	0	FFFFF262H	00H
									•	
TMC12	CE12	0	0	ETI12	PRS121	PRS120	PRM121	0	FFFFF282H	00H
									•	
TMC13	CE13	0	0	ETI13	PRS131	PRS130	PRM131	0	FFFFF2A2H	00H
									•	
TMC14	CE14	0	0	ETI14	PRS141	PRS140	PRM141	0	FFFFF2C2H	00H
									•	
TMC15	CE15	0	0	ETI15	PRS151	PRS150	PRM151	0	FFFFF2E2H	00H

Bit position	Bit name	Function
7	CE1n	Count Enable Controls timer operation. 0: The timer is stopped in the 0000H state and does not operate. 1: The timer performs a count operation. However, when the ECLR1n bit of the TUM1n register is 1, the timer does not start counting up until there is a TCLR1n input. When the ECLR1n bit is 0, the operation of setting (1) in the CE1n bit becomes the count start trigger. Thus, after the CE1n bit is set (1) when the ECLR1n bit =
4	ETI1n	 the timer will not start even if the ECLR1n bit is set to 0. External TI1n Input Specifies whether switching of the count clock is external or internal. Specifies the φ system (internal). Specifies TI1n (external).

Caution Do not change the count clock during timer operation.

Remark n = 0 to 5

(2/2)

Bit position	Bit name	Function									
3, 2	3, 2 PRS1n1, PRS1n0	Prescaler Clock Select Selects the internal count clock (ϕ m is the intermediate clock).									
		PRS1n1	PRS1n0	Internal count clock							
		0	0	<i>φ</i> m							
		0	1	φm/4							
		1	0	φm/8							
		1	1	φm/16							
1	PRM1n1	Prescaler Clock Selects the int 0: $\phi/2$ 1: $\phi/4$		unt clock (ϕ m). (ϕ is the internal system clock).							

Caution Do not change the count clock during timer operation.

Remark n = 0 to 5

(3) Timer control registers 40, 41 (TMC40, TMC41)

TMC40 and TMC41 control the operation of TM40 and TM41, respectively.

These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0		
TMC40	CE40	0	0	0	0	PRS400	PRM401	PRM400	Address FFFFF342H	After reset 00H
TMC41	CE41	0	0	0	0	PRS410	PRM411	PRM410	FFFFF346H	00H

Bit position	Bit name	Function										
7	CE4n	Controls timer 0: The time	Count Enable Controls timer operations. 0: The timer is stopped in the 0000H state and does not operate. 1: The timer performs a count operation.									
2	PRS4n0		·									
1, 0	PRM4n1, PRM4n0	Prescaler Clock Mode Selects the intermediate count clock ((ϕ m). (ϕ is the internal system clock).										
		PRM4n1	PRM4n0	ϕ m								
		0	0	<i>ϕ</i> /2								
		0	1	φ/4								
		1	0	φ/8								
		1 1 RFU (reserved)										

Caution Do not change the count clock during timer operation.

Remark n = 0, 1

(4) Timer output control registers 10 to 15 (TOC10 to TOC15)

The TOC1n register controls the timer output from the TO1n0 and TO1n1 pins (n = 0 to 5). These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0		
TOC10	ENTO101	ALV101	ENTO100	ALV100	0	0	0	0	Address FFFFF244H	After reset 00H
TOC11	ENTO111	ALV111	ENTO110	ALV110	0	0	0	0	FFFFF264H	00H
									1	
TOC12	ENTO121	ALV121	ENTO120	ALV120	0	0	0	0	FFFFF284H	00H
									1	
TOC13	ENTO131	ALV131	ENTO130	ALV130	0	0	0	0	FFFFF2A4H	00H
									1	
TOC14	ENTO141	ALV141	ENTO140	ALV140	0	0	0	0	FFFFF2C4H	00H
TOC15	ENTO151	ALV151	ENTO150	ALV150	0	0	0	0	FFFFF2E4H	00H

Bit position	Bit name	Function
7, 5	ENTO1n1, ENTO1n0	Enable TO pin Enables output of each corresponding timer (TO1n0, TO1n1). 0: Timer output is disabled. The reverse phase level (inactive level) of the ALV1n0 and ALV1n1 bits is output from the TO1n0 and TO1n1 pins. Even if a match signal is generated by the corresponding compare register, the level of the TO1n0 and TO1n1 pins does not change. 1: Timer output is enabled. If a match signal is generated from the corresponding compare register, the timer's output changes. The reverse phase level (inactive level) of the ALV1n0 and ALV1n1 bits is output from the time that timer output is enabled until match signals are first generated.
6, 4	ALV1n1, ALV1n0	Active Level TO pin Specifies the timer output's active level. 0: The active level is the low level. 1: The active level is the high level.

Remarks 1. The TO1n0 and TO1n1 output flip-flops have reset priority.

2. n = 0 to 5

Caution The TO1n0 and TO1n1 output is not changed by an external interrupt signal (INTP1n0 to INTP1n3). When the TO1n0 and TO1n1 signals are used, specify the capture/compare register as the compare register (CMS1n0 to CMS1n3 bit of the TUM1n register = 1).

(5) External interrupt mode registers 1 to 6 (INTM1 to INTM6)

If CC1n0 to CC1n3 of TM1n are used as a capture register, the valid edge of the external interrupt signals INTP1n0 to INTP1n3 is detected as a capture trigger (for details, refer to **CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION**) (n = 0 to 5).

(6) Timer overflow status register (TOVS)

This assigns the overflow flags from TM10 to TM15, TM40, and TM41.

operation.

The register can be read/written in 8-bit or 1-bit units.

By setting and resetting the TOVS register via software, overflow occurrences can be polled.

	7	6	5	4	3	2	1	0			
TOVS	OVF41	OVF40	OVF15	OVF14	OVF13	OVF12	OVF11	OVF10	Address FFFFF230H	After reset 00H	
Bit po	sition	Bit na	ame				Fun	ction			
Bit position Bit name To 0 OVF41, OVF40, OVF15 to OVF10 This is the overflow flag for TM41, TM40 and TM1n. 0: No overflow is generated. 1: Overflow is generated. Caution Interrupt requests (INTOV1n) for the interrupt controller are generated in synchronization with an overflow from TM1n, because interrupt operations and the TOVS register are independent, the overflow flag (OVF1n) from TM1n can be operated by software just like other overflow flags.						M1n, but re					
				At this time, the interrupt request flag (OVF1n) corresponding to INTOV1n is not affected.							
				During the CPU access period, transfers to the TOVS register cannot be made. Therefore, even if an overflow is generated during a readout from the TOVS register, the flag's value does not change and it is reflected in the next read							

Remark n = 0 to 5

9.4 Timer 1 Operation

9.4.1 Count operation

Timer 1 functions as a 16-bit free-running timer or an event counter for an external signal.

Whether the timer operates as a free-running timer or event counter is specified by timer control register 1n (TMC1n) (n = 0 to 5).

When it is used as a free-running timer, and when the count value of TM1n matches the value of any of the CC1n0 to CC1n3 registers, an interrupt signal is generated, and the timer output signals TO1n0 and TO1n1 can be set/reset. In addition, a capture operation that holds the current count value of TM1n and loads it into one of the four registers CC1n0 to CC1n3, is performed in synchronization with the valid edge detected from the corresponding external interrupt request pin as an external trigger. The captured value is retained until the next capture trigger is generated.




Figure 9-1. Basic Operation of Timer 1

9.4.2 Count clock selection

The count clock input to timer 1 is either internal or external, and can be selected by the ETI1n bit of the TMC1n register (n = 0 to 5).

Caution Do not change the count clock during timer operation.

(1) Internal count clock (ETI1n bit = 0)

An internal count clock can be selected from among 6 possible clock rates, $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, or $\phi/64$, according to the settings of the PRS1n1, PRS1n0, and PRM1n1 bits of the TMC1n register.

PRS1n1	PRS1n0	PRM1n1	Internal Count Clock
0	0	0	φ/2
0	0	1	φ/4
0	1	0	φ/8
0	1	1	<i>φ</i> /16
1	0	0	<i>φ</i> /16
1	0	1	φ/32
1	1	0	φ/32
1	1	1	φ/64

Remark n = 0 to 5

(2) External count clock (ETI1n bit = 1)

This counts the signals input to the TI1n pin. At this time, timer 1 can be operated as an event counter. The TI1n valid edge can be set by the TES1n1 and TES1n0 bits of the TUM1n register.

TES1n1	TES1n0	Valid Edge				
0	0	Rising edge				
0	1	Falling edge				
1	0	RFU (reserved)				
1	1	Both the rising and falling edges				

Remark n = 0 to 5


9.4.3 Overflow

When the TM1n register counts the count clock to FFFFH and an overflow occurs as a result, a flag is set in the OVF1n bit of the TOVS register and an overflow interrupt (INTOV1n) is generated (n = 0 to 5).

Also, by setting the OSTn bit (1) in the TUM1n register, the timer can be stopped after overflow. If the timer is stopped due to an overflow, the count operation does not resume until the CE1n bit of the TMC1n register is set (1).

Note that even if the CE1n bit is set (1) during a count operation, it has no influence on operation.

Figure 9-2. Operation After Overflow (If ECLR1n = 0 and OSTn = 1)



9.4.4 Clearing/starting timer by TCLR1n signal input

Timer 1 ordinarily starts a count operation when the CE1n bit of the TMC1n register is set (1), but TM1n can be cleared and a count operation started by input of the TCLR1n signal (n = 0 to 5).

If the ECLR1n bit of the TUM1n register is set to 1, and the OSTn bit is set to 0, if the valid edge is input to the TCLR1n signal after the CE1n bit is set (1), the count operation starts. Also, if the valid edge is input to the TCLR1n signal during operation, the TM1n's value is cleared and the count operation resumes (refer to **Figure 9-3**).

If the ECLR1n bit of the TUM1n register is set to 1, and the OSTn bit is set to 1, the count operation starts if the valid edge is input to the TCLR1n signal after the CE1n bit is set (1). If TM1n overflows, the count operation stops once and does not resume until the valid edge is input again to the TCLR1n signal. If the valid edge of the TCLR1n signal is detected during a count operation, TM1n is cleared and the count operation continues (refer to **Figure 9-4**). Note that if the CE1n bit is set (1) after an overflow, the count operation does not resume.




Figure 9-3. Timer Clear/Start Operation by TCLR1n Signal Input (If ECLR1n = 1 and OSTn = 0)




Figure 9-4. Relationship Between Clear/Start by TCLR1n Signal Input and Overflow Operation (If ECLR1n = 1 and OSTn = 1)

9.4.5 Capture operation

A capture operation is performed in which the TM1n count value is captured in synchronization with an external trigger and held in the capture register asynchronous to the count clock (n = 0 to 5). The valid edge detected from external interrupt request input pins INTP1n0 to INTP1n3 is used as the external trigger (capture trigger). The count value of TM1n, as it is counting, is captured in synchronization with that capture trigger signal and held in the capture register. The value in the capture register is held until the next capture trigger is generated.

Also, interrupt requests (INTCC1n0 to INTCC1n3) are generated from the INTP1n0 to INTP1n3 signal inputs.

Capture Register	Capture Trigger Signal
CC1n0	INTP1n0
CC1n1	INTP1n1
CC1n2	INTP1n2
CC1n3	INTP1n3

Table 9-2. Capture Trigger Signals (TM1n) to 16-Bit Capture Registers

Remarks 1. CC1n0 to CC1n3 are the capture/compare registers. Which register is used is specified by timer unit mode register 1n (TUM1n).

2. n = 0 to 5

The capture trigger's valid edge is set by the external interrupt mode registers (INTM1 to INTM6). If both the rising and falling edges are made capture triggers, the input pulse width from an external source can be measured. Also, if the edge from one side is used as the capture trigger, the input pulse's period can be measured.




Figure 9-5. Example of Capture Operation




Figure 9-6. Example of TM11 Capture Operation (When Both Edges Are Specified)

9.4.6 Compare operation

Compare operations in which the value set in the compare register is compared with the TM1n count value are performed (n = 0 to 5).

If the TM1n count value matches the value that has been previously set in the compare register, a match signal is sent to the output control circuit (refer to **Figure 9-7**). The timer output pins (TO1n0, TO1n1) are changed by the match signal and simultaneously issue interrupt request signals.


Table 9-3. Interrupt Request Signals (TM1n) from 16-Bit Compare Registers

Compare Register	Interrupt Request Signal
CC1n0	INTCC1n0
CC1n1	INTCC1n1
CC1n2	INTCC1n2
CC1n3	INTCC1n3

Remarks 1. CC1n0 to CC1n3 are capture/compare registers. Which register will be used is specified by timer unit mode register 1n (TUM1n).

2. n = 0 to 5

Figure 9-7. Example of Compare Operation



Timer 1 has 12 timer output pins (TO1n0, TO1n1).

The TM1n count value and the CC1n0 value are compared and if they match, the output level of the TO1n0 pin is set. Also, the TM1n count value and the CC1n1 value are compared, and if they match, the TO1n0 pin's output level is reset.

In the same way, the TM1n count value and the CC1n2 value are compared, and if they match, the TO1n1 pin's output level is set. Also, the TM1n counter value and the CC1n3 value are compared, and if they match, the TO1n1 pin's output level is set.

The output level of pins TO1n0 and TO1n1 can also be specified by the TOC1n register.




Figure 9-8. Example of TM11 Compare Operation (Set/Reset Output Mode)

9.5 Timer 4 Operation

9.5.1 Count operation

Timer 4 functions as a 16-bit interval timer. Setting of its operation is specified by timer control register 4n (TMC4n) (n = 0, 1).

In a timer 4 count operation, the internal count clock (ϕ /32 to ϕ /256) specified by the PRS4n0, PRM4n1, and PRM4n0 bits of the TMC4n register is counted up.

If the count results in TM4n matching the value in CM4n, TM4n is cleared. At the same time, a match interrupt (INTCM4n) is generated.




Figure 9-9. Basic Operation of Timer 4

9.5.2 Count clock selection

Using the setting of the TMC4n register's PRS4n0, PRM4n1, and PRM4n0 bits, one of four possible internal count clocks, $\phi/32$, $\phi/64$, $\phi/128$ or $\phi/256$, can be selected (n = 0, 1).

Caution Do not change the count clock during timer operation.

PRS4n0	PRM4n1	PRM4n0	Internal Count Clock
0	0	0	φ/32
0	0	1	φ/64
0	1	0	<i>φ</i> /128
0	1	1	RFU (reserved)
1	0	0	φ/64
1	0	1	<i>φ</i> /128
1	1	0	φ/256
1	1	1	RFU (reserved)

Remark n = 0, 1

9.5.3 Overflow

If the TM4n overflows as a result of counting the internal count clock, the OVF4n bit of the TOVS register is set (1) (n = 0, 1).

9.5.4 Compare operation

In timer 4, a compare operation in which the value set in the compare register (CM4n) is compared with the TM4n count value is performed (n = 0, 1).

If values are found to match in the compare operation, an interrupt (INTCM4n) is issued. By issuing an interrupt, TM4n is cleared (0) with at following timing (refer to **Figure 9-10 (a)**). Through this function, timer 4 is used as an interval timer.

CM4n can also be set to 0. In this case, if TM4n overflows and becomes 0, a value match is detected and INTCM4n is issued. Using the following count timing, the TM4n value is cleared (0), but with this match, INTCM4n is not issued (refer to **Figure 9-10 (b)**).




Figure 9-10. Example of TM40 Compare Operation (1/2)




Figure 9-10. Example of TM40 Compare Operation (2/2)

9.6 Application Example

(1) Operation as an interval timer (timer 4)

In this example, timer 4 is used as an interval timer that repeatedly issues an interrupt at intervals specified by the count time preset in the compare register (CM4n) (n = 0, 1).





Figure 9-11. Example of Timing in Interval Timer Operation





(2) Operation for pulse width measurement (timer 1)

Timer 1 is used to measure the pulse width.

Here, an example is given of measuring the high-level or low-level width of an external pulse input to the INTP112 pin.

As shown in Figure 9-13, the value of the counting timer 1 (TM11) is fetched in synchronization with the valid edge (specified as both the rising edge and falling edge) of the INTP112 pin's input and held in the capture/compare register (CC112).

The pulse width is calculated by determining the difference between the count value of TM11 captured in the CC112 register through valid edge detection the nth time and the count value (Dn - 1) captured through valid edge detection the (n - 1)th time, then multiplying this value by the count clock.




Figure 9-13. Example of Pulse Measurement Timing





Figure 9-14. Example of Pulse Width Measurement Setting Procedure

Figure 9-15. Example of Interrupt Request Servicing Routine That Calculates Pulse Width



(3) Operation as a PWM output (timer 1)

Through a combination of timer 1 and the timer output function, the desired rectangular wave can be output to the timer output pins (TO1n0, TO1n1) and used as a PWM output (n = 0 to 5).

Here an example is shown using the capture/compare registers CC100 and CC101.

In this case, a PWM signal with 16-bit precision can be output from the TO100 pin. The timing is shown in Figure 9-16.

If used as a 16-bit timer, the PWM output's rise timing set in the capture/compare register (CC100) is determined as shown in Figure 9-16, and the fall timing is determined by the value set in the capture/compare register (CC101).





Figure 9-16. Example of PWM Output Timing

PWM output initial setting Setting the TOC10 register Specifies the active level (high level) TOC10.ENTO100 ← 1 and enables timer output $\mathsf{TOC10}.\mathsf{ALV100} \leftarrow \mathsf{1}$ Setting the TUM10 register ; Specifies the operation of the CC100 and CC101 registers TUM10.CMS100 ← 1 TUM10.CMS101 ← 1 (specifies compare operation) Through the PMC0 register, the P00 pin is designated as the timer output pin TO100 PMC0.PMC00 ← 1 Setting of the TMC10 register ; Specifies the TM10's count clock Setting of the count value in the CC100 register $\text{CC100} \leftarrow \text{D00}$ Setting of the count value in the CC101 register CC101 ← D10 Count start ; Sets the CE10 bit (1) TMC10.CE10 ← 1 **Enabling interrupt** ✓ INTCC100 interrupt INTCC101 interrupt

Figure 9-17. Example of PWM Output Setting Procedure

Figure 9-18. Example of Interrupt Request Servicing Routine for Rewriting Compare Value



(4) Operation for frequency measurement (timer 1)

Timer 1 can measure the frequency of an external pulse input to pins INTP1n0 to INTP1n3 (n = 0 to 5).

Here, an example is shown where timer 1 and the capture/compare register CC110 are combined to measure the frequency of an external pulse input to the INTP110 pin with 16-bit precision.

The valid edge of the INTP110 input signal is specified as the rising edge by the INTM2 register.

The frequency is calculated by determining the difference between the TM11 count value (Dn) captured in the CC110 register from the nth rising edge, and the count value (Dn-1) captured from the rising edge the (n-1)th time, then multiplying this value by the count clock.

Figure 9-19. Example of Frequency Measurement Timing

Figure 9-20. Example of Frequency Measurement Setting Procedure






Figure 9-21. Example of Interrupt Request Servicing Routine That Calculates Frequency




9.7 Cautions

Match detection by the compare register is always performed immediately after timer count up. In the following cases, a match does not occur.


(1) When rewriting the compare register (TM10 to TM15, TM40, TM41)




(2) During external clear (TM10 to TM15)



(3) When the timer is cleared (TM40, TM41)



Remark When operating timer 1 as a free-running timer, the timer's value becomes 0 when a timer overflow occurs.



CHAPTER 10 SERIAL INTERFACE FUNCTION

10.1 Features

Two types of serial interfaces with 6 transmit/receive channels are provided as the serial interface function, and up to 4 channels can be used simultaneously.

The following two types of interface configuration are provided.

(1) Asynchronous serial interface (UART0, UART1): 2 channels(2) Clocked serial interface (CSI0 to CSI3): 4 channels

UART0 and UART1 use the method of transmitting and receiving 1 byte of serial data following the start bit, and full duplex communication is possible.

CSI0 to CSI3 carry out data transfer with 3 types of signal lines, a serial clock line (SCK0 to SCK3), a serial input line (SI0 to SI3), and a serial output line (SO0 to SO3) (3-wire serial I/O).

Caution UART0 and CSI0, and UART1 and CSI1 share the same pins, the use of which is specified by the ASIM00 and ASIM10 registers.

10.2 Asynchronous Serial Interfaces 0, 1 (UART0, UART1)

10.2.1 Features

O Transfer rate 150 bps to 76,800 bps (at 33 MHz operation with the internal system clock using the dedicated baud rate generator)

Maximum 4.125 Mbps (at 33 MHz operation with the internal system clock using the $\phi/2$ clock)

- O Full duplex communication On-chip receive buffer (RXBn)
- O 2-pin configuration TXDn: Transmit data output pin

RXDn: Receive data input pin

- O Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- O Interrupt sources: 3
 - Reception error interrupt (INTSERn)
 - Reception completion interrupt (INTSRn)
 - Transmission completion interrupt (INTSTn)
- O The character length of transmit/receive data is specified by the ASIMn0 and ASIMn1 registers.
- O Character length: 7, 8 bits

9 bits (when adding an expansion bit)

- O Parity function: Odd, even, 0, none
- O Transmission stop bit: 1, 2 bits
- O On-chip dedicated baud rate generator
- O Serial clock (SCKn) output function

10.2.2 Configuration

UARTn is controlled by the asynchronous serial interface mode registers (ASIMn0, ASIMn1) and the asynchronous serial interface status registers (ASISn) (n = 0, 1). Receive data is held in the receive buffer (RXBn) and transmit data is written in the transmit shift registers (TXSn).

The asynchronous serial interface is configured as shown in Figure 10-1.

(1) Asynchronous serial interface mode registers (ASIM00, ASIM01, ASIM10, ASIM11)

The ASIMn0 and ASIMn1 registers are 8-bit registers that specify asynchronous serial interface operations.

(2) Asynchronous serial interface status registers (ASIS0, ASIS1)

The ASISn registers are registers of flags that show the contents of errors when a reception error occurs and transmission status flags. Each reception error flag is set (1) when a reception error occurs and is cleared (0) by reading data from the receive buffer (RXBn) or reception of the next new data (if there is an error in the next data, that error flag will not be cleared (0) but left set (1)).

The transmit status flag is set (1) when transmission starts and is cleared (0) when transmission ends.

(3) Receive control parity check

Receive operations are controlled according to the contents set in the ASIMn0 and ASIMn1 registers. Also, errors such as parity errors are checked during receive operations. If an error is detected, a value corresponding to the error contents is set in the ASISn register.

(4) Receive shift register

This is a shift register that converts serial data input to the RXDn pin to parallel data. When 1 byte of data is received, the receive data is transferred to the receive buffer.

This register cannot be directly manipulated.

(5) Receive buffers (RXB0, RXB0L, RXB1, RXB1L)

RXBn is a 9-bit buffer register that holds receive data, and when 7 or 8-bit character data is received, a 0 is stored in the higher bits.

During 16-bit access of these registers, specify RXB0 and RXB1, and during lower 8-bit access, specify RXB0L and RXB1L.

In the receive enabled state, one frame of receive data is transmitted to the receive buffer from the receive shift register in synchronization with the termination of shift-in processing.

Also, a reception completion interrupt request (INTSRn) is generated when data is transmitted to the receive buffer.

(6) Transmit shift registers (TXS0, TXS0L, TXS1, TXS1L)

TXSn is a 9-bit shift register for transmit processing. Writing data to these registers starts a transmit operation. A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of one frame that includes TXSn data.

During 16-bit access of these registers, specify TXS0 and TXS1, and during lower 8-bit access, specify TXS0L and TXS1L.


(7) Adding transmit control parity

In accordance with the contents set in the ASIMn0 and ASIMn1 registers, start bits, parity bits, stop bits, etc. are added to the data written to the TXSn or TXSnL register, and transmit operation control is carried out.

(8) Selector

This selects the serial clock source.

Figure 10-1. Block Diagram of Asynchronous Serial Interface



10.2.3 Control registers

(1) Asynchronous serial interface mode registers 00, 01, 10, 11 (ASIM00, ASIM01, ASIM10, ASIM11)

These registers specify the transfer mode of UART0 and UART1.

These registers can be read/written in 8-bit or 1-bit units.

(1/3)

	7	6	5	4	3	2	1	0		
ASIM00	TXE0	RXE0	PS01	PS00	CL0	SL0	SCLS01	SCLS00	Address FFFFF0C0H	After reset 80H
ASIM10	TXE1	RXE1	PS11	PS10	CL1	SL1	SCLS11	SCLS10	FFFFF0D0H	80H
Bit nos	sition F	Rit name					Function			

Bit position	Bit name	Function								
7, 6	TXEn, RXEn		Transmit/Receive Enable Specifies the transmission/reception enabled/disabled status.							
		TXEn	TXEn RXEn Operation							
		0	0	Transmission/reception disabled (CSIn selected)						
		0	1	Reception enabled						
		1	0	Transmission enabled						
		1	1	Transmission/reception enabled						
		receive buffer receive buffer While in the re synchronizatio received, and buffer. Also, the receitransmission to	contents are being perform ception enable in with detection the contents of the receive is disabled and	the receive shift register does not detect the start bit. The held without shift-in processing or transmit processing to the ned. led state, the receive shift operation is started in on of the start bit and after one frame of data has been of the receive shift register are transmitted to the receive from interrupt (INTSRn) is generated in synchronization with buffer. The TXDn pin becomes high impedance when da high level is output if it is not transmitting when						

(2/3)

Bit position	Bit name	Function						
5, 4	PSn1, PSn0	Parity Select Specifies the parity bit length.						
		PSn1	PSn0	Operation				
		0 0 No parity, expansion bit operation						
		0	1	Specifies 0 parity Transmission side → Transmits with parity bit at 0. Reception side → Does not generate parity errors during reception.				
		1	0	Specifies odd parity.				
		1	1	Specifies even parity.				
		this way, the number of bits in the transmit data and the parity bit that are 1 is controlled so that it is an even number. During reception the number of bits in the receive data and parity bit that are 1 is counted, and if it is an odd number, a parity error is generated. • Odd parity This is the opposite of even parity, with the number of bits in the transmit data and parity bit being controlled so that it is an odd number. During reception, if the number of bits in the receive data and parity bit that are 1 turns out to be an even number, a parity error is generated.						
		 O parity During transmission, the parity bit is cleared (0) regardless of the transmit data. During reception, since no parity bit check is performed, no parity error is generated. No parity 						
		During rece bit, parity er	ption, data ar rors are not ç	transmit data. re received as having no parity bit. Since there is no parity generated. s can be specified with the EBSn bit of the ASIMn1 register.				
3	CLn	Character Len Specifies the o 0: 7 bits 1: 8 bits	-	gth of 1 frame.				
2	SLn	Stop Bit Length Specifies the stop bit length. 0: 1 bit 1: 2 bits						

3/3)

Bit position	Bit name	Function							
1, 0	SCLSn1, SCLSn0	Serial Clock S Specifies the							
		SCLSn1							
		0	0	Baud ra	Baud rate generator output				
		0	1	φ/2 (× 10	6 sampling rate)			
		1	0	φ/2 (× 8	sampling rate)				
		1	1	φ/2 (× 4	sampling rate)				
		asynchrond expressed Baud rate : Based on t	bus mode, ×16 by the followin $= \frac{\phi/2}{\text{Sampling ra}}$, ×8 and × g formula. te bps ove, the ba	4 sampling rate	nal system clock; as are used, so the case where	•		
		Internal System Clo	Sampling	Rate ^{Note 1}	×16 (01)	×8 (10)	×4 (11)		
		40 MHz ^{Note 2}			1,250 K	2,500 K	_		
		33 MHz			1,031 K	2,062 K	4,125 K		
		25 MHz			781 K	1,562 K	3,125 K		
		20 MHz			625 K	1,250 K	2,500 K		
		16 MHz			500 K	1,000 K	2,000 K		
		12.5 MHz			390 K	781 K	1,562 K		
		10 MHz			312 K	625 K	1,250 K		
		8 MHz			250 K	500 K	1,000 K		
		5 MHz			156 K	312 K	625 K		
			ues in parenth D703100-40 ar			or the SCLSn1 a	nd SCLSn0 bits		
		The baud r concerning	_	output is s	elected as the s	serial clock sourd Dedicated Baud	ce. For details Rate Generator		

Caution UARTn operation is not guaranteed if this register is changed during UARTn transmission or reception. Furthermore, if this register is changed during UARTn transmission or reception, a transmission completion interrupt (INTSTn) is generated during transmission, and a reception completion interrupt (INTSRn) is generated during reception.

	7	6	5	4	3	2	1	0		
ASIM01	0	0	0	0	0	0	0	EBS0	Address FFFFF0C2H	After reset 00H
ASIM11	0	0	0	0	0	0	0	EBS1	FFFF0D2H	00H

Bit position	Bit name	Function
0	EBSn	Extended Bit Select Specifies transmit/receive data expansion bit operation when no parity operation is specified (PSn1, PSn0 = 00). 0: Expansion bit operation disabled. 1: Expansion bit operation enabled. When an expansion bit is specified, 1 data bit is added to the front of 8-bit transmit/receive data, and communications by 9-bit data are enabled. Expansion bit operation is enabled only in the case where no parity operations have been specified in the ASIMn0 register. If a 0 parity, or even/odd parity operation is specified, the EBSn bit specification is made invalid and the expansion bit addition operation is not performed.

Caution UARTn operation when this register has been changed during UARTn transmission/reception is not guaranteed.

(2) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1)

These registers are configured with 3-bit error flags (PEn, FEn, OVEn), which show the error status when UARTn reception ends, and a transmit status flag (SOTn) (n = 0,1).

The status flag that shows a reception error always shows the state of the error that occurred most recently. That is, if the same error occurred several times before reading receive data, this flag would hold the status of the error that occurred most recently.

If a reception error occurs, after reading the ASISn register, read the receive buffer (RXBn or RXBnL) and clear the error flag.

These are read-only registers in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0		
ASIS0	SOT0	0	0	0	0	PE0	FE0	OVE0	Address FFFFF0C4H	After reset 00H
ASIS1	SOT1	0	0	0	0	PE1	FE1	OVE1	FFFF0D4H	00H

Bit position	Bit name	Function
7	SOTn	Status Of Transmission This is a status flag that shows the transmission operation's state. Set (1): Transmission start timing (writing to the TXSn or TXSnL register) Clear (0): Transmission end timing (generation of the INTSTn interrupt) When about to start serial data transmission, use this as a means of judging whether writing to the transmit shift register is enabled or not.
2	PEn	Parity Error This is a status flag that shows a parity error. Set (1): When transmit parity and receive parity do not match. Clear (0): Data is read from the receive buffer and processed.
1	FEn	Framing Error This is a status flag that shows a framing error. Set (1): When a stop bit was not detected. Clear (0): Data is read from the receive buffer and processed.
0	OVEn	Overrun Error This is a status flag that shows an overrun error. Set (1): When UARTn has finished the next reception processing before fetching receive data from the receive buffer. Clear (0): Data is read from the receive buffer and processed. Note that due to the configuration whereby one frame at a time is received after which the contents of the receive shift register are transmitted to the receive buffer, when an overrun error has occurred, the next receive data is written over the data existing in the receive buffer, and the previous receive data is discarded.

(3) Receive buffers 0, 0L, 1, 1L (RXB0, RXB0L, RXB1, RXB1L)

RXBn is a 9-bit buffer register that holds receive data, with a 0 stored in the higher bits when 7-bit or 8-bit character data is received (n = 0, 1).

During 16-bit access of these registers, specify RXB0 and RXB1, and during lower 8-bit access, specify RXB0L and RXB1L.


While in the reception enabled state, receive data is transmitted from the receive shift register to the receive buffer in synchronization with the end of shift-in processing of one frame.

Also, a reception completion interrupt request (INTSRn) is generated by transfer of receive data to the receive buffer.

In the reception disabled state, transmission of receive data to the receive buffer is not performed even if shiftin processing of one frame is completed, and the contents of the receive buffer are held.

Also, a reception completion interrupt request is not generated.

RXB0 and RXB1 are read-only registers in 16-bit units, and RXB0L and RXB1L are read-only registers in 8-bit or 1-bit units.



(4) Transmit shift registers 0, 0L, 1, 1L (TXS0, TXS0L, TXS1, TXS1L)


TXSn is a 9-bit shift register for transmission processing and when transmission is enabled, transmission operations are started (n = 0, 1) by writing of data to these registers.

When transmission is disabled, the values are disregarded even if written.

A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of one frame including TXS data.

During 16-bit access of these registers, specify TXS0 and TXS1, and during lower 8-bit access, specify TXS0L and TXS1L.

TXS0 and TXS1 are write-only registers in 16-bit units, and TXS0L and TXS1L are write-only registers in 8-bit units.



- Cautions 1. UARTn does not have a transmit buffer, so there is no interrupt request at the end of transmission (to the buffer); an interrupt request (INTSTn) is generated in synchronization with the end of transmission of one frame of data.
 - 2. If the UARTn register is changed during transmission, UARTn operation is not guaranteed.

10.2.4 Interrupt request

UARTn generates the following three types of interrupt requests (n = 0, 1).

- Reception error interrupt (INTSERn)
- Reception completion interrupt (INTSRn)
- Transmission completion interrupt (INTSTn)

The priority order of these three interrupts is, from high to low: reception error interrupt, reception completion interrupt, transmission completion interrupt.

Table 10-1. Default Priority of Interrupts

Interrupt	Priority		
Reception error	1		
Reception completion	2		
Transmission completion	3		

(1) Reception error interrupt (INTSERn)

In the reception enabled state, a reception error interrupt is generated by ORing the three reception errors. In the reception disabled state, no reception error interrupt is generated.

(2) Reception completion interrupt (INTSRn)

In the reception enabled state, a reception completion interrupt is generated when data is shifted into the receive shift register and transferred to the receive buffer.

This reception completion interrupt request is also generated when a reception error has occurred, but the reception error interrupt has a higher servicing priority.

In the reception disabled state, no reception completion interrupt is generated.

(3) Transmission completion interrupt (INTSTn)

As this UARTn has no transmit buffer, a transmission completion interrupt is generated when one frame of transmit data containing a 7-, 8-, or 9-bit character is shifted out of the transmit shift register.

A transmission completion interrupt is output at the start of transmission of the last bit of transmit data.

10.2.5 Operation


(1) Data format

Transmission and reception of full duplex serial data is performed.

As shown in Figure 10-2, 1 data frame consists of a start bit, character bits, a parity bit, and stop bits as the format of transmit/receive data.

Specification of the character bit length within 1 data frame, parity selection and specification of the stop bit length are performed by the asynchronous serial interface mode register (ASIMn0, ASIMn1) (n = 0, 1).

Figure 10-2. Format of Asynchronous Serial Interface Transmit/Receive Data



(2) Transmission

Transmission starts when data is written to the transmit shift register (TXSn or TXSnL). The next data is written to the TXSn or TXSnL register (n = 0, 1) by the transmission completion interrupt (INTSTn) servicing routine.

(a) Transmission enable state

This is set with the TXEn bit of the ASIMn0 register.

TXEn = 1: Transmission enabled state

TXEn = 0: Transmission disabled state

However, when setting the transmission enabled state, be sure to set both the CTXEn and CRXEn bits of the clocked serial interface mode register (CSIMn) of the channel in use to 0.

Note that since UARTn does not have CTS (transmit enabled signal) input pins, when the opposite party wants to confirm the reception enabled state, use a port.

(b) Starting a transmit operation

In the transmission enabled state, if data is written to the transmit shift register (TXSn or TXSnL), the transmit operation starts. Transmit data is transmitted from the start bit to the LSB header. Start bit, parity/expansion and stop bits are added automatically.

In the transmission disabled state, data is not written to the transmit shift register. Even if written, the values are disregarded.


(c) Transmission interrupt request

If the transmit shift register (TXSn or TXSnL) becomes empty, a transmission completion interrupt request (INTSTn) is generated.

If the next transmit data is not written to the TXSn or TXSnL register, the transmit operation is interrupted. After one transmission is ended, the transmission rate drops if the next transmit data is not written to the TXSn or TSXnL register immediately.

- Cautions 1. Normally, when the transmit shift register (TXSn or TXSnL) has become empty, a transmission completion interrupt (INTSTn) is generated. However, when RESET is input, if the transmit shift register (TXSn or TXSnL) has become empty, a transmission completion interrupt (INTSTn) is not generated.
 - 2. During a transmit operation before INTSTn generation, even if data is written to the TXSn or TXSnL register, the written data is invalid.

Figure 10-3. Asynchronous Serial Interface Transmission Completion Interrupt Timing



(3) Reception

If reception is enabled, sampling of the RXDn pin is started and if a start bit is detected, data reception begins. When reception of one frame of data is completed, the reception completion interrupt (INTSRn) is generated. Normally, with this interrupt servicing, receive data is transmitted from the receive buffer (RXBn or RXBnL) to memory (n = 0, 1).

(a) Reception enabled state

Reception is enabled when the RXEn bit of the ASIMn0 register is set to 1.

RXEn = 1: Reception enabled state RXEn = 0: Reception disabled state

However, when reception is enabled, be sure to set both the CTXEn and CRXEn bits of the clocked serial interface mode register (CSIMn) of the channel in use to 0.

In the reception disabled state, the reception hardware stands by in the initial state.

At this time, no reception completion interrupts or reception error interrupts are generated, and the contents of the receive buffer are retained.

(b) Start of receive operation

The receive operation is started by detection of the start bit.

The RXDn pin is sampled using the serial clock from the baud rate generator (BRGn). When an RXDn pin low level is detected, the RXDn pin is sampled again after 8 serial clock cycles. If it is low, this is recognized as a start bit, the receive operation is started and the RXDn pin input is subsequently sampled at intervals of 16 serial clock cycles.

If the RXDn pin input is found to be high when sampled again 8 serial clock cycles after an RXDn pin low level is detected, this low level is not recognized as a start bit, the operation is stopped by initializing the serial clock counter for sample timing generation, and the unit waits for the next low-level input.

(c) Reception completion interrupt request


When RXEn = 1, after one frame of data has been received, the receive data in the shift register is transferred to RXBn and RXBnL a reception completion interrupt request (INTSRn) is generated.

Also, even if an error occurs, the receive data where the error occurred is transmitted to the receive buffer (RXBn or RXBnL) and a reception completion interrupt (INTSRn) and reception error interrupt (INTSERn) are generated simultaneously.

Note that if the RXEn bit is reset (0) during a receive operation, the receive operation is stopped immediately. At this time, the contents of the receive buffer (RXBn or RXBnL) and the asynchronous serial interface status register (ASISn) do not change and the reception completion interrupt (INTSRn) and reception error interrupt (INTSERn) are not generated.

When RXEn = 0 and reception is disabled, a reception completion interrupt request is not generated.

Figure 10-4. Asynchronous Serial Interface Reception Completion Interrupt Timing



(d) Reception error flag

In synchronization with the receive operation, three types of error flags, the parity error flag, framing error flag, and overrun error flag, are affected.


A reception error interrupt request is generated by ORing these three error flags.

By reading out the contents of the ASISn register in the reception error interrupt (INTSERn), which error occurred during reception can be detected.

The contents of the ASISn register are reset (0) either by reading the receive buffer (RXBn or RXBnL) or by reception of the next data (if there is an error in the next receive data, that error flag is set).

Reception Error	Cause
Parity error	The parity specification during transmission does not match with the parity of the receive data.
Framing error	A stop bit was not detected.
Overrun error	Reception of the next data was completed before data was read from the receive buffer.

Figure 10-5. Reception Error Timing



10.3 Clocked Serial Interfaces 0 to 3 (CSI0 to CSI3)

10.3.1 Features

O High transfer rate Max. 10 Mbps (at 40 MHz operation with the internal system clock)

... μ PD703100-40, 703100A-40

Max. 8.25 Mbps (at 33 MHz operation with the internal system clock)

... other than above

- O Half-duplex communications
- O Character length: 8 bits
- O It is possible to switch MSB first or LSB first for data.
- O Either external serial clock input or internal serial clock output can be selected.
- O 3-wire type SOn: Serial data output

SIn: Serial data input

SCKn: Serial clock input/output

- O Interrupt source 1 type
 - Transmission/reception completion interrupt (INTCSIn)

Remark n = 0 to 3

10.3.2 Configuration

CSIn is controlled by the clocked serial interface mode register (CSIMn). Transmit/receive data can be read from and written to the SIOn register (n = 0 to 3).

(1) Clocked serial interface mode registers (CSIM0 to CSIM3)

The CSIMn register is an 8-bit register that specifies CSIn operations.

(2) Serial I/O shift registers (SIO0 to SIO3)

The SIOn register is an 8-bit register that converts serial data to parallel data. SIOn is used for both transmission and reception.

Data is shifted in (received) or shifted out (transmitted) either from the MSB side or the LSB side.

Actual transmit/receive operations are controlled by reading from or writing to SIOn.

(3) Selector

This selects the serial clock to be used.

(4) Serial clock controller

This performs control of supply to the serial clock shift register. Also, when the internal clock is used, it controls the clock that outputs to the \overline{SCKn} pin.

(5) Serial clock counter

Counts the serial clock that outputs, or is input during transmit/receive operations, and determines if 8-bit data was transmitted or received.

(6) Interrupt controller

This circuit controls whether or not an interrupt request is generated when the serial clock counter counts 8 clocks.

CSI0 CTXE0 Internal system clock SO0 ○- (ϕ) CRXE0 SO Latch Serial I/O shift CLS00, CLS01 SIO O D register (SIO0) 1/2 Selector 1/4 SCK0 ○ Serial clock controller BRG0 Interrupt Serial clock counter ► INTCSI0 controller 1/2 SO1 ○-1/4 SI1 O CSI1 BRG1 SCK1 O-► INTCSI1 1/2 SO2 ○-1/4 SI2 O CSI2 BRG2 SCK2 ○- ► INTCSI2 1/2 SO3 ○- 1/4 SI3 O CSI3 SCK3 ○ ► INTCSI3

Figure 10-6. Block Diagram of Clocked Serial Interface

10.3.3 Control registers

(1) Clocked serial interface mode registers 0 to 3 (CSIM0 to CSIM3)

These registers specify the basic operating mode of CSI0 to CSI3.

These registers can be read/written in 8-bit or 1-bit units (however, for bit 5, only reading is possible).

(1/2)

	7	6	5	4	3	2	1	0		
CSIM0	CTXE0	CRXE0	СЅОТО	0	0	MOD0	CLS01	CLS00	Address FFFFF088H	After reset 00H
CSIM1	CTXE1	CRXE1	CSOT1	0	0	MOD1	CLS11	CLS10	FFFFF098H	00H
CSIM2	CTXE2	CRXE2	CSOT2	0	0	MOD2	CLS21	CLS20	FFFFF0A8H	00H
CSIM3	CTXE3	CRXE3	СЅОТЗ	0	0	MOD3	CLS31	CLS30	FFFFF0B8H	00H
									I	

Bit position	Bit name	Function
7	CTXEn	CSI Transmit Enable Specifies the transmission enabled state/disabled state. 0: Transmission disabled state 1: Transmission enabled state When CTXEn = 0, the impedance of both the SOn and SIn pins becomes high.
6	CRXEn	CSI Receive Enable Specifies the reception enabled/disabled state. 0: Reception disabled state 1: Reception enabled state When transmission is enabled (CTXEn = 1) and reception is disabled, if a serial clock is being input, 0 is input to the shift register. If reception is disabled (CRXEn = 0) while receiving data, the SIOn register's contents become undefined.
5	CSOTn	CSI Status Of Transmission Shows that a transmit operation is in progress. Set (1): Transmit start timing (writing to the SIOn register) Clear (0): Transmit end timing (INTCSIn generated) If set in the transmission enabled state (CTXEn = 1), when an attempt is made to start serial data transmission, this is used as a means of judging whether or not writing to serial I/O shift register n (SIOn) is enabled.
2	MODn	Mode Specifies the operating mode. 0: MSB first 1: LSB first

Remark n = 0 to 3

(2/2)

Bit position	Bit name	Function										
1, 0	CLSn1, CLSn0		Clock Source Specifies the serial clock.									
		CLSn1	CLSn0	S	erial clock specification	SCK pin						
		0	0 0 External clock Input									
		0	1	Internal clock	Specified by the BPRMm register ^{Note 1}	Output						
		1	0	1	φ/4 ^{Note 2}	Output						
		1	1		φ/2 ^{Note 2}	Output						
			concerning the settings of the BPRMm registers (m = 0 to 2).									

- Cautions 1. When setting the CLSn1 and CLSn0 bits, do so in the transmission/reception disabled (CTXEn bit = CRXEn bit = 0) state. If the CLSn1 and CLSn0 bits are set in a state other than transmission/reception disabled, subsequent operation may not be normal.
 - 2. If the values set in bits 0 to 2 of these registers are changed while CSIn is transmitting or receiving, the operation of CSIn is not guaranteed.

Remark n = 0 to 3

(2) Serial I/O shift registers 0 to 3 (SIO0 to SIO3)

These registers convert 8-bit serial data to 8-bit parallel data and convert 8-bit parallel data to 8-bit serial data.

The actual transmit/receive operation is controlled by reading from or writing to the SIOn register.

Shift operations are performed when CTXEn = 1 or CRXEn = 1.

These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0			
SIO0	SIO07	SIO06	SIO05	SIO04	SIO03	SIO02	SIO01	SIO00	Address FFFFF08AH	After reset Undefined	
SIO1	SIO17	SIO16	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	FFFF09AH	Undefined	
SIO2	SIO27	SIO26	SIO25	SIO24	SIO23	SIO22	SIO21	SIO20	FFFFF0AAH	Undefined	
SIO3	SIO37	SIO36	SIO35	SIO34	SIO33	SIO32	SIO31	SIO30	FFFF0BAH	Undefined	
Bit po	osition	Bit name	ne Function								
7 1	0 0	SIOn7 to SIOn0 (n = 0 to 3)	Data	Serial I/O Data shift in (reception) or shift out (transmission) from the MSB or from the LSB.							

Caution CSIn operation is not guaranteed if this register is changed during CSIn operation.

10.3.4 Basic operation

(1) Transfer format

CSIn transmits/receives data using three lines: one clock line and two data lines (n = 0 to 3).


A serial transfer starts when an instruction that writes transfer data to the SIOn register is executed.

In the case of transmission, data is output from the SOn pin at each falling edge of SCKn.

In the case of reception, data is latched through the SIn pin at each rising edge of SCKn.

SCKn stops when the serial clock counter overflows (at the rising edge of the 8th count), and SCKn remains high until the next data transmission or reception is started. At the same time, a transmission/reception completion interrupt (INTCSIn) is generated.

Caution Even if the CTXEn bit is changed from 0 to 1 after the transmit data is written to the SIOn register, serial transfer will not begin.



(2) Transmission/reception enabled

CSIn has only one 8-bit shift register and no buffers, so basically, transmission and reception is performed simultaneously (n = 0 to 3).

(a) Transmission/reception enable conditions

The CSIn transmission and reception enable conditions are set by the CTXEn and CRXEn bits of the CSIMn register.

However, it is necessary to set TXE0 bit = RXE0 bit = 0 in the ASIM00 register in the case of CSI0 and to set TXE1 bit = RXE1 bit = 0 in the ASIM10 register in the case of CSI1.

CTXEn	CRXEn	Transmit/Receive Operation
0	0	Transmission/reception disabled
0	1	Reception enabled
1	0	Transmission enabled
1	1	Transmission/reception enabled

Remark n = 0 to 3

- **Remarks** 1. If the CTXEn bit = 0, CSIn becomes as follows.
 - CSI0, CSI1: The serial output becomes high impedance or UARTn output (TXDn).
 - CSI2, CSI3: The serial output becomes high impedance. If the CTXEn bit = 1, the shift register data is output.
 - **2.** If the CRXEn bit = 0, the shift register input becomes 0. If the CRXEn bit = 1, the serial input is input to the shift register.
 - 3. In order to receive transmit data itself and check if a bus conflict is occurring, set CTXEn bit = CRXEn bit = 1.

(3) Starting transmit/receive operations

Transmit or receive operations are started by reading/writing the SIOn register. Transmission/reception start control is carried out by setting the CTXEn and CRXEn bits of the CSIMn register as shown below (n = 0 to 3).

CTXEn	CRXEn	Start Condition				
0	0	Doesn't start				
0	1	Reads the SIOn register				
1	0	Writes to the SIOn register				
1	1	Writes to the SIOn register				
0	0 → 1	Rewrites the CRXEn bit				

Remark n = 0 to 3

When the CTXEn bit is 0, the SIOn register is read/write, and even if it is set (1) afterward, transfer does not

Also, when the CTXEn bit is 0, if the CRXEn bit is changed from 0 to 1, the serial clock is generated and a receive operation starts.

10.3.5 Transmission by CSI0 to CSI3

After changing the settings to enable transmission by clocked serial interface mode register n (CSIMn), writing to the SIOn register starts a transmit operation (n = 0 to 3).

(1) Starting transmit operation

A transmit operation is started by setting the CTXEn bit of clocked serial interface mode register n (CSIMn) (setting the CRXEn bit to 0), and writing transmit data to shift register n (SIOn).

Note that when the CTXEn bit = 0, the impedance of the SOn pin becomes high.

(2) Transmitting data in synchronization with serial clock

(a) If the internal clock is selected as the serial clock

When transmission is started, the serial clock is output from the SCKn pin and at the same time, data from the SIOn register is output sequentially to the SOn pin in synchronization with the fall of the serial clock.

(b) If an external clock is selected as the serial clock

When transmission is started, data from the SIOn register is output sequentially to the SOn pin in synchronization with the fall of the serial clock input to the \overline{SCKn} pin after transmission starts. When transmission is not started, the shift operation is not performed even if the serial clock is input to the \overline{SCKn} pin and the SOn pin's output level does not change.




Figure 10-7. Timing of 3-Wire Serial I/O Mode (Transmission)

10.3.6 Reception by CSI0 to CSI3

When the reception disabled setting is changed to reception enabled for clocked serial interface mode register n (CSIMn), and data is read from the SIOn register in the reception enabled state, a receive operation is started (n = 0 to 3).

(1) Starting receive operation

The following 2 methods can be used to start receive operations.

- <1> If the CRXEn bit of the CSIMn register is changed from the reception disabled state (0) to the reception enabled state (1)
- <2> If the CRXEn bit of the CSIMn register reads receive data from shift register n (SIOn) when in the reception enabled state (1)

When the CRXEn bit of the CSIMn register is set (1), even if 1 is written again, a receive operation is not started. Note that when the CRXEn bit = 0, the shift register input becomes 0.

(2) Receiving data in synchronization with serial clock

(a) If the internal clock is selected as the serial clock

When reception is started, the serial clock is output from the SCKn pin and at the same time, data from the SIn pin is fetched sequentially to the SIOn register in synchronization with the rise of the serial clock.

(b) If an external clock is selected as the serial clock

When reception is started, data from the SIn pin is fetched sequentially to the SIOn register in synchronization with the rise of the serial clock input to the \overline{SCKn} pin after reception starts. When reception has not started, the shift operation is not performed even if the serial clock is input to the \overline{SCKn} pin.




Figure 10-8. Timing of 3-Wire Serial I/O Mode (Reception)

10.3.7 Transmission and reception by CSI0 to CSI3

If both transmission and reception by clocked serial interface mode register n (CSIMn) are enabled, transmit and receive operations can be carried out simultaneously (n = 0 to 3).

(1) Starting transmit and receive operations

When both the CTXEn bit and CRXEn bit of clocked serial interface mode register n (CSIMn) are set (1), both transmit operations and receive operations can be performed simultaneously (transmit/receive operations). Transmit and receive operations are started when both the CTXEn and CRXEn bits of the CSIMn register are set to 1, enabling transmission and reception and when transmit data is written to shift register n (SIOn). If the CRXEn bit of the CSIMn register is 1, even if data is written again, a transmit/receive operation is not started.

(2) Transmitting data in synchronization with serial clock

(a) If the internal clock is selected as the serial clock

When transmission/reception is started, the serial clock is output from the SCKn pin and at the same time, data from the SIOn register is output sequentially to the SOn pin in synchronization with the fall of the serial clock. Also, data from the SIn pin is fetched sequentially to the SIOn register in synchronization with the rise of the serial clock.

(b) If an external clock is selected as the serial clock

When transmission/reception is started, data from the SIOn register is output sequentially to the SOn pin in synchronization with the fall of the serial clock input to the \overline{SCKn} pin after transmission/reception starts. Also, data from the SIn pin is fetched sequentially to the SIOn register in synchronization with the rise of the serial clock. When transmission/reception is not started, even if the serial clock is input to the \overline{SCKn} pin, shift operations are not performed and the output level of the SOn pin does not change.




Figure 10-9. Timing of 3-Wire Serial I/O Mode (Transmission/Reception)

10.3.8 Example of system configuration

Transfer of 8-bit data is carried out using 3 signal lines: the serial clock (\overline{SCKn}), serial input (SIn) and serial output (SOn). This is effective in cases where connections are made to peripheral I/O that incorporate a conventional clocked serial interface, or with a display controller, etc. (n = 0 to 3).

If connecting to multiple devices, a line for handshake is necessary.

Since either the MSB or the LSB can be selected as the communication's header bit, it is possible to communicate with various types of devices.




Figure 10-10. Example of CSI System Configuration

10.4 Dedicated Baud Rate Generators 0 to 2 (BRG0 to BRG2)

10.4.1 Configuration and function

A dedicated baud rate generator output or the internal system clock (ϕ) can be selected for the serial interface serial clock for each channel.

The serial clock source is specified with the ASIM00 and ASIM10 registers for UART0 and UART1, and with the CSIM0 to CSIM3 registers for CSI0 to CSI3.

If the dedicated baud rate generator output is specified, BRG0 to BRG2 are selected as the clock source.

Since one serial clock is used in common for one channel of transmission and reception, the baud rate is the same for both transmission and reception.




Figure 10-11. Block Diagram of Dedicated Baud Rate Generator

(1) Dedicated baud rate generators 0 to 2 (BRG0 to BRG2)

Dedicated baud rate generator BRGn (n = 0 to 2) consists of a dedicated 8-bit timer (TMBRGn), which generates the transmission/reception shift clock, plus a compare register (BRGCn) and prescaler.

(a) Input clock

The internal system clock (ϕ) is input to the BRGn.

(b) Value set to BRGn

(i) UARTO, UART1

If BRG0 and BRG1 are specified as the serial clock source in UART0 and UART1, a sampling rate of ×16 is used, and therefore the actual baud rate is expressed by the following formula.

Baud rate =
$$\frac{\phi}{2 \times j \times 2^k \times 16 \times 2} [bps]$$

- φ Internal system clock frequency [Hz]
- j: Timer count value = BRGCn register setting value ($1 \le j \le 256^{\text{Note}}$)
- k: Prescaler setting value = BPRMn register setting value (k = 0, 1, 2, 3, 4)

Note The j = 256 setting results in writing 0 to the BRGCn register.

(ii) CSI0 to CSI3

If BRG0 to BRG2 are specified as the serial clock source in CSI0 to CSI3, the actual baud rate is expressed by the following formula.

Baud rate =
$$\frac{\phi}{2 \times j \times 2^k \times 2}$$
 [bps]

- φ: Internal system clock frequency [Hz]
- j: Timer count value = BRGCn register setting value ($1 \le j \le 256^{\text{Note}}$)
- k: Prescaler setting value = BPRMn register setting value (k = 0, 1, 2, 3, 4)

Note The j = 256 setting results in writing 0 to the BRGCn register.

BRGn setting values when representative clock frequencies are used are shown below.

Table 10-2. Baud Rate Generator Setting Values

Baud R	ate [bps]		φ = 33 N	ЛHz		φ = 25 N	ИHz		φ = 16 N	ИHz	φ	= 12.5	MHz
UART0, UART1	CSI0 to CSI3	BPR	BRG	Error	BPR	BRG	Error	BPR	BRG	Error	BPR	BRG	Error
110	1,760	_	_	_	4	222	0.02%	4	142	0.03%	3	222	0.02%
150	2,400	4	215	0.07%	4	163	0.15%	3	208	0.16%	3	163	0.15%
300	4,800	3	215	0.07%	3	163	0.15%	2	208	0.16%	2	163	0.15%
600	9,600	2	215	0.07%	2	163	0.15%	1	208	0.16%	1	163	0.15%
1,200	19,200	1	215	0.07%	1	163	0.15%	0	208	0.16%	0	163	0.15%
2,400	38,400	0	215	0.07%	0	163	0.15%	0	104	0.16%	0	81	0.47%
4,800	768,00	0	107	0.39%	0	81	0.47%	0	52	0.16%	0	41	0.76%
9,600	153,600	0	54	0.54%	0	41	0.76%	0	26	0.16%	0	20	1.73%
10,400	166,400	0	50	0.84%	0	38	1.16%	0	24	0.16%	0	19	1.16%
19,200	307,200	0	27	0.54%	0	20	1.73%	0	13	0.16%	0	10	1.73%
38,400	614,400	0	13	3.29%	0	10	1.73%	0	7	6.99% ^{Note 1}	0	5	1.73%
76,800	1,228,800	0	7	4.09%	0	5	1.73%		_	_	0	3	15.2% ^{Note 1}
153,600	2,457,600	0	3	11.90% ^{Note 1}	0	2	27.2% ^{Note 1}		_	_		_	_

Baud Ra	ate [bps]	φ	= 40 MH	Iz ^{Note 2}	φ = 20 MHz		φ = 14.764 MHz			φ = 12.288 MHz			
UART0, UART1	CSI0 to CSI3	BPR	BRG	Error	BPR	BRG	Error	BPR	BRG	Error	BPR	BRG	Error
110	1,760	_	_	_	4	178	0.25%	4	131	0.07%	3	218	0.08%
150	2,400	-	_		4	130	0.16%	3	192	0.0%	3	160	0.0%
300	4,800	4	130	0.16%	3	130	0.16%	2	192	0.0%	2	160	0.0%
600	9,600	4	65	0.16%	2	130	0.16%	1	192	0.0%	1	160	0.0%
1,200	19,200	3	65	0.16%	1	130	0.16%	0	192	0.0%	0	160	0.0%
2,400	38,400	2	65	0.16%	0	130	0.16%	0	96	0.0%	0	80	0.0%
4,800	76,800	1	65	0.16%	0	65	0.16%	0	48	0.0%	0	40	0.0%
9,600	153,600	0	65	0.16%	0	33	1.36%	0	24	0.0%	0	20	0.0%
10,400	166,400	0	60	0.16%	0	30	0.16%	0	22	0.7%	0	18	2.6%
19,200	307,200	0	32	1.73%	0	16	1.73%	0	12	0.0%	0	10	0.0%
38,400	614,400	0	16	1.73%	0	8	1.73%	0	6	0.0%	0	5	0.0%
76,800	1,228,800	0	8	1.73%	0	4	1.73%	0	3	0.0%	0	3	16.7% ^{Note 1}
153,600	2,457,600	0	4	1.73%	0	2	1.73%	0	2	25.0% ^{Note 1}	_	_	_

Notes 1. Cannot be used because the error is too great.

2. μPD703100-40 and 703100A-40 only

Remark BPR: Prescaler setting value (set in the BPRMn register (n = 0 to 2))

BRG: Timer count value (set in the BRGCn register (n = 0 to 2))

 ϕ : Internal system clock frequency

(c) Baud rate error

The baud rate generator error is calculated as follows:

Error [%] =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (normal baud rate)}} - 1\right) \times 100$$

Example: $(9,520/9,600 - 1) \times 100 = -0.833$ [%]

 $(5,000/4,800 - 1) \times 100 = +4.167$ [%]

(2) Allowable error range of baud rate

The allowable error range depends on the number of bits of one frame.

The basic limit is $\pm 5\%$ of the baud rate error and $\pm 4.5\%$ of the sample timing with an accuracy of 16 bits. However, the practical limit should be $\pm 2.3\%$ of the baud rate error, assuming that both the transmission and reception sides contain an error.

10.4.2 Baud rate generator compare registers 0 to 2 (BRGC0 to BRGC2)

These are 8-bit compare registers used to set the timer count value for BRG0 to BRG2.

These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	9	2	4	0		
BRGC0	BRG07	BRG06	BRG05	BRG04	BRG03	BRG02	BRG01	BRG00	Address FFFFF084H	After reset Undefined
BRGC1	BRG17	BRG16	BRG15	BRG14	BRG13	BRG12	BRG11	BDC10	FFFFF094H	Undefined
BRGCT	BRG17	BRG16	BRG15	BRG14	BRG13	BRG12	BRGTT	BRG10	FFFFF094H	Undefined
BRGC2	BRG27	BRG26	BRG25	BRG24	BRG23	BRG22	BRG21	BRG20	FFFF0A4H	Undefined

Caution Do not change the values in the BRGCn (n = 0 to 2) register by software during a transmit/receive operation, because writing this register causes the internal timer (TMBRGn) to be cleared.

10.4.3 Baud rate generator prescaler mode registers 0 to 2 (BPRM0 to BPRM2)

These registers control BRG0 to BRG2 timer count operations and select the count clock.

These registers can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0		
BPRM0	BRCE0	0	0	0	0	BPR02	BPR01	BPR00	Address FFFFF086H	After reset 00H
BPRM1	BRCE1	0	0	0	0	BPR12	BPR11	BPR10	FFFFF096H	00H
BPRM2	BRCE2	0	0	0	0	BPR22	BPR21	BPR20	FFFFF0A6H	00H

Bit position	Bit name	Function											
7	BRCEn	Controls the 0: Stops	Baud Rate Generator Count Enable Controls the BRGn count operations. 0: Stops count operations in the cleared state. 1: Enables the count operation.										
2 to 0	BPRn2 to BPRn0	Specifies th	Baud Rate Generator Prescaler Specifies the count clock input to the internal timer (TMBRGn).										
		BPRn2	BPRn1	BPRn0	Count clock								
		0	0	0	$\phi/2 \text{ (m = 0)}$								
		0	0	1	$\phi/4 \text{ (m = 1)}$								
		0	1	0	ϕ /8 (m = 2)								
		0	0 1 1 \$\phi/16 \text{ (m = 3)}\$										
		1	1 don't care don't care φ/32 (m = 4)										
		m: Prescale	er setting val	ue φ: In	ternal system clock frequency								

Caution Do not change the count clock during a transmit/receive operation.

Remark n = 0 to 2

CHAPTER 11 A/D CONVERTER

11.1 Features

- O Analog input: 8 channels
- O 10-bit A/D converter
- O On-chip A/D conversion result register (ADCR0 to ADCR7)

10 bits \times 8

O A/D conversion trigger mode

A/D trigger mode
Timer trigger mode

External trigger mode

O Successive approximation method

11.2 Configuration

The A/D converter of the V850E/MS1 adopts the successive approximation method, and uses the A/D converter mode registers (ADM0, ADM1), and ADCRn register to perform A/D conversion operations (n = 0 to 7).

(1) Input circuit

Selects the analog input (ANI0 to ANI7) according to the mode set to the ADM0 and ADM1 registers and sends the input to the sample & hold circuit.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input signals sequentially sent from the input circuit, and sends the sample to the voltage comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

(3) Voltage comparator

The voltage comparator compares the analog input signal with the output voltage of the series resistor string.

(4) Series resistor string

The series resistor string is used to generate voltages to match analog inputs.

The series resistor string is connected between the reference voltage pin (AVREF) for the A/D converter and the GND pin (AVss) for the A/D converter. To make 1,024 equal voltage steps between these 2 pins, it is configured from 1,023 equal resistors and 2 resistors with 1/2 of the resistance value.

The voltage tap of the series resistor string is selected by a tap selector controlled by the successive approximation register (SAR).

(5) Successive approximation register (SAR)

The SAR is a 10-bit register in which is set series resistor string voltage tap data, which has values that match analog input voltage values, 1 bit at a time beginning with the most significant bit (MSB).

If the data is set in the SAR all the way to the least significant bit (LSB) (A/D conversion completed), the contents of that SAR (conversion results) are held in the A/D conversion result register (ADCRn).

(6) A/D conversion result register (ADCRn)

The ADCR is a 10-bit register that holds A/D conversion results. Each time A/D conversion is completed, conversion results are loaded from the successive approximation register (SAR).

RESET input makes its contents undefined.

(7) Controller

Selects the analog input, generates the sample & hold circuit operation timing, and controls the conversion trigger according to the mode set to the ADM0 and ADM1 registers.

(8) ANI0 to ANI7 pins

Analog input pins for the 8 channels of the A/D converter. These pins input the analog signals to be A/D converted.

Caution Make sure that the voltages input to ANI0 through ANI7 do not exceed the rated values. If a voltage higher than V_{DD} or lower than Vss (even within the range of the absolute maximum ratings) is input to a channel, the conversion value of the channel is undefined, and the conversion values of the other channels may also be affected.

(9) AVREF pin

Pin for inputting the reference voltage of the A/D converter. Converts signals input to the ANIn pin to digital signals based on the voltage applied between AVREF and AVss.

★ (10) AV_{DD} pin

Analog power supply pin for the A/D converter. Always use the AV $_{DD}$ pin at the same potential as HV $_{DD}$, even when the A/D converter is not used.

★ (11) AVss pin

Ground pin for the A/D converter. Always use the AVss pin at the same potential as Vss, even when the A/D converter is not used.




Figure 11-1. A/D Converter Block Diagram

Cautions 1. When noise is generated from the analog input pins (ANI0 to ANI7) and the reference voltage input pin (AVREF), it may cause an illegal conversion result.

In order to avoid this illegal conversion result influencing the system, software processing is required.

An example of the necessary software processing is as follows.

- Use the average value of the A/D conversion results after obtaining several A/D conversion results.
- When an exceptional conversion result is obtained after performing A/D conversion several times consecutively, omit it and use the rest of the conversion results.
- When an A/D conversion result that indicates a system malfunction is obtained, be sure to recheck the abnormality before performing malfunction processing.
- 2. Do not apply a voltage outside the AVss to AVREF range to the pins that are used as A/D converter input pins.

11.3 Control Registers

(1) A/D converter mode register 0 (ADM0)

The ADM0 register is an 8-bit register that selects the analog input pin, specifies the operating mode, and executes conversion operations.

This register can be read/written in 8-bit or 1-bit units. However, when data is written to the ADM0 register during an A/D conversion operation, the conversion operation is initialized and conversion is executed from the beginning. Bit 6 cannot be written and writing executed is ignored.

(1/2)

	7	6	5	4	3	2	1	0	Addre	ss After re
ADM0	CE	CS	BS	MS	0	ANIS2	ANIS1	ANIS0	FFFFF3	
Bit posit	tion	Bit name					Function			
7	С	E	Convert Enables 0: Dis 1: En	or disab abled	les A/D	conversion op	eration.			
6	С	S	Indicate 0: Sto			ie A/D converte	er. This bit is	read only	/ .	
5	В	S	0: 1-b		de	e in the select	mode.			
4	M	S	0: Sca			mode of the A/I	O converter.			
2 to (. 1	NIS2 to NIS0	Specifie		alog inp	ut pin to be A/D				
			ANI52	ANIS1	ANISU	A/D trigger mode	Timer trig	-	D trigger mode	mode Timer trigger mode Note
			0	0	0	ANI0	ANI0	ANI	0	1
			0	0	1	ANI1	ANI1	ANI	0, ANI1	2
			0	1	0	ANI2	ANI2	ANI	0 to ANI2	3
			0	1	1	ANI3	ANI3	ANI	0 to ANI3	4
			1	0	0	ANI4	Setting prohibited		0 to ANI4	4 + ANI4
			1	0	1	ANI5	Setting prohibited		0 to ANI5	4 + ANI4, ANI5
			1	1	0	ANI6	Setting prohibited		0 to ANI6	4 + ANI4 to ANI6
	1		1	1	1	ANI7	Setting	ΔΝΙ	0 to ANI7	4 + ANI4 to

(2/2)

Note In the timer trigger mode (4-trigger mode) in the scan mode, because the scanning sequence of the ANIO to ANI3 pins is specified by the sequence in which the match signals are generated from the compare register, the number of trigger inputs should be specified instead of specifying a certain analog input pin. When ANIS2 is set to 1, the scan mode shifts to A/D trigger mode after counting the trigger four times, and then starts converting.

- Cautions 1. When the CE bit is 1 in the timer trigger mode and external trigger mode, the trigger signal standby state is set. To clear the CE bit, write 0 or reset.

 In the A/D trigger mode, the conversion trigger is set by writing 1 to the CE bit. After the operation, when the mode is changed to the timer trigger mode or external trigger mode without clearing the CE bit, the trigger input standby state is set immediately after the change.
 - 2. It takes 3 clocks for the CS bit to become 1 after A/D conversion starts.

(2) A/D converter mode register 1 (ADM1)

The ADM1 register is an 8-bit register that specifies the conversion operation time and trigger mode.

This register can be read/written in 8-bit or 1-bit units. However, when the data is written to the ADM1 register during an A/D conversion operation, the conversion operation is initialized and conversion is executed from the beginning again.

_	7	6	5	4	<u> </u>	3	2	1	0		
ADM1	0	TRG2	TRG1	TRO	G0	0	FR2	FR1	FR0	Address FFFFF382H	After res
Bit positi	on	Bit name						Function			
6 to 4 TRG2 to TRG0			Trigger Specific			r mode.					
			TRG	2 T	RG1	TRG0			Trigger mo	ode	
			0		0	don't care	A/D trig	ger mode			
			0		1	0	Timer t	rigger mode	(1-trigger m	node)	
			0		1	1	Timer t	rigger mode	(4-trigger m	node)	
			1		1	0	Externa	al trigger mo	de		
			Othe	r than	above		Setting	prohibited			
			D			a Park and accom-	- CINITO 4 C	O		41 ADTD	Santa An Alexan
			Remar	fall	ing ed	ge in the e	external tr		For details	as the ADTRO , refer to 7.3.8 o INTM6).	
2 to 0		R2 to R0	Freque Specific be sam	fall Extends ncy es the ne valu	ing ed ternal conve e irres	ge in the einterrupt rsion oper pective of	mode requirements at the oscillation time	gger mode. gisters 1 to These bits ation frequer	For details 6 (INTM1 to control the acy.	, refer to 7.3.8 • INTM6). A/D conversion	on time to
2 to 0			Freque Specifie	fall Extends ncy es the	ing editernal	ge in the einterrupt rsion oper pective of	mode regarding time the oscillation of	gger mode. gisters 1 to These bits ation frequer	For details 6 (INTM1 to control the acy.	n refer to 7.3.8 o INTM6). A/D conversion time (μ s	on time to
2 to 0			Freque Specific be sam	fall Extends ncy es the ne valu	ing ed ternal conve e irres	ge in the einterrupt rsion oper pective of Num conv	mode requirements at the oscillation time	gger mode. gisters 1 to These bits ation frequer	For details 6 (INTM1 to control the acy. version ope $\phi =$, refer to 7.3.8 • INTM6). A/D conversion	on time to
2 to 0			Freque Specific be sam	fall Extends ncy es the ne valu	ing ed ternal conve e irres	ge in the e interrupt rsion oper pective of Num conv	mode received attended to the oscillation of the received attended to the control of the received attended to the control of the received attended to the received attended	gger mode. gisters 1 to These bits ation frequer Con $\phi =$	For details 6 (INTM1 to control the acy. version ope $\phi =$	prefer to 7.3.8 b INTM6). A/D conversion time (μ s) $\phi =$	on time to $\phi = \frac{1}{\phi}$
2 to 0			Freque Specific be sam	fall Extends ncy es the le valu FR1	conve e irres	ge in the end interrupt rsion oper pective of the converge of	mode reconstruction time the oscillation of the oscillation ocks	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. version ope $\phi =$	prefer to 7.3.8 O INTM6) . A/D conversion time (μ s) $\phi = 0$ 25 MHz	on time to $\phi = \frac{1}{\phi}$
2 to 0			Freque Specific be sam	fall Extends ncy es the re value FR1	conve e irres	ge in the einterrupt rsion oper pective of Num conv clo	mode reconstruction times the oscillation of version occks	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$	refer to 7.3.8 b INTM6). A/D conversion time (μ s $\phi = 25 \text{MHz}$	on time to $\frac{(1)}{(1)}$ $\phi = \frac{16 \text{ MHz}}{-1}$
2 to 0			Freque Specific be sam FR2	fall Extended fa	conve e irres	ge in the e interrupt rsion oper pective of Num conv clo 48 c	mode reconstruction time the oscillation ocks	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$	refer to 7.3.8 b INTM6). A/D conversion time (μ s $\phi = 25 \text{MHz}$	on time to (1) on time to (8) ^{Note 1} φ = 16 MHz —
2 to 0			Freque Specific be same FR2 0 0 0	fall Ext ncy es the re valu FR1 0 0 1	conve e irres FR0 0 1 0	ge in the einterrupt rsion oper pective of Num conv clo 48 c 72 c 96 c	ration time the oscillation ocks	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$	refer to 7.3.8 b INTM6). A/D conversion time (μ s $\phi = 25 \text{MHz}$	on time to (1) $\phi = 16 \text{ MHz}$ $- 6.00$
2 to 0			Freque Specific be same FR2 0 0 0 0 0	fall Ext ncy es the le valu FR1 0 0 1 1	conve e irres FR0 0 1 0	ge in the e interrupt rsion oper pective of Num conv clc 48 c 72 c 96 c 120 c	ration time the oscillates of ersion ocks	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. Version ope $\phi = 33 \text{ MHz}$	refer to 7.3.8 b INTM6) . A/D conversion time (μs φ = 25 MHz — — — — — — —	on time to (1) $\phi = 16 \text{ MHz}$ $- 6.00$
2 to 0			Freque Specific be same FR2 0 0 0 0 1	fall Ext ncy es the le valu FR1 0 0 1 1 0	conve e irres FRO 0 1 0 1 0	ge in the exinterrupt rsion oper pective of Num conv clo 48 c 72 c 96 c 120 c	external tri mode reg ration time the oscilla ber of ersion ocks clocks clocks clocks clocks	gger mode. gisters 1 to These bits ation frequer Con φ = 40 MHz ^{Note} — — — — — — — — — — — — — — — — — — —	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$ — — — 5.09	refer to 7.3.8 DINTM6). A/D conversion ration time (μs φ = 25 MHz — — — — — — — — — — — — — — — — — — —	on time to (1) $\phi = 16 \text{ MHz}$ $- 6.00$
2 to 0			Freque Specific be same FR2 0 0 0 1 1	fall Ext ncy es the re valu FR1 0 0 1 1 0 0	conve e irres FR0 0 1 0 1	ge in the exinterrupt rsion oper pective of Num conv clo 48 c 72 c 96 c 120 c 168 c 192 c 240 c	ration time the oscillater of	gger mode. gisters 1 to These bits ation frequer Con $\phi = 40 \text{ MHz}^{\text{Note}}$	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$ — 5.09	refer to 7.3.8 a b INTM6). A/D conversion ration time (μ s) $\phi = 25 \text{ MHz}$ — — — 6.72 7.68	φ = 16 MHz
2 to 0			Freque Specific be same FR2 0 0 0 1 1 1 1 Notes	fall Ext ncy es the le valu FR1 0 0 1 1 0 1 1. Fig	conve e irres FR0 0 1 0 1 0 1 urres irres	ge in the exinterrupt rsion oper pective of Num conv clc 48 c 72 c 96 c 120 c 168 c 192 c 240 c 336 c	external tri mode rei ration time the oscilla aber of rersion ocks clocks clocks clocks clocks clocks clocks clocks clocks	gger mode. gisters 1 to These bits ation frequer Con $\phi =$ 40 MHz ^{Note} — — 6.00 8.40 eration time	For details 6 (INTM1 to control the acy. version ope $\phi = 33 \text{ MHz}$	refer to 7.3.8 a b INTM6). A/D conversion ration time (μ s) $\phi = 25 \text{ MHz}$ — — — 6.72 7.68	φ = 16 MHz 6.00 7.50 — — — —

 \star


(3) A/D conversion result registers (ADCR0 to ADCR7, ADCR0H to ADCR7H)

The ADCRn register is a 10-bit register holding the A/D conversion results. Eight 10-bit registers are provided (n = 0 to 7).

This register is read-only, in 16-bit or 8-bit units.

During 16-bit access to this register, the ADCRn register is specified, and during higher 8-bit access, the ADCRnH register is specified.

When reading the 10-bit data of the A/D conversion results from the ADCRn register during 16-bit access, only the lower 10 bits are valid and the higher 6 bits are always read as 0.



The correspondence between the analog input pins and the ADCRn register (except the 4-buffer mode) is shown below.

Analog Input Pin	ADCRn Register
ANI0	ADCR0, ADCR0H
ANI1	ADCR1, ADCR1H
ANI2	ADCR2, ADCR2H
ANI3	ADCR3, ADCR3H
ANI4	ADCR4, ADCR4H
ANI5	ADCR5, ADCR5H
ANI6	ADCR6, ADCR6H
ANI7	ADCR7, ADCR7H

The analog voltages input to the analog input pins (ANI0 to ANI7) and the result of the A/D conversion (contents of the A/D conversion result register (ADCRn)) are related as follows.

ADCR = INT(
$$\frac{V_{IN}}{AV_{REF}} \times 1024 + 0.5$$
)

Or,

$$(ADCR - 0.5) \times \frac{AV_{REF}}{1024} \le V_{IN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1024}$$


INT(): Function that returns integer of value in ()

VIN: Analog input voltage
AVREF: AVREF pin voltage

ADCR: Value of the A/D conversion result register (ADCRn)

Figure 11-2 shows the relationship between the analog input voltage and the A/D conversion results.

Figure 11-2. Relationship Between Analog Input Voltage and A/D Conversion Results



11.4 A/D Converter Operation

11.4.1 Basic operation of A/D converter

A/D conversion is executed by the following procedure.

- (1) The selection of the analog input and specification of the operating mode, trigger mode, etc. should be made using the ADM0 and ADM1 registers^{Note 1}.
 - When the CE bit of the ADM0 register is set (1), A/D conversion starts in the A/D trigger mode. In the timer trigger mode and external trigger mode, the trigger standby state Note 2 is set.
- (2) The voltage generated from the voltage tap of the series resistor string and analog input are compared by the comparator.
- (3) When the comparison of the 10 bits ends, the conversion results are stored in the ADCRn register. When A/D conversion is performed the specified number of times, the A/D conversion end interrupt (INTAD) is generated (n = 0 to 7).
- **Notes 1.** When the ADM0 and ADM1 registers are changed during an A/D conversion operation, the A/D conversion operation before the change is stopped and the conversion results are not stored in the ADCRn register.
 - 2. In the timer trigger mode and external trigger mode, if the CE bit of the ADM0 register is set to 1, the mode changes to the trigger standby state. The A/D conversion operation is started by the trigger signal, and the trigger standby state is returned when the A/D conversion operation ends.

11.4.2 Operating modes and trigger modes

The A/D converter can specify various conversion operations by specifying the operating mode and trigger mode. The operating mode and trigger mode are set by the ADM0 and ADM1 registers.

The following shows the relationship between the operating mode and the trigger mode.

Trigger Mode		Operating Mode		Setting	Analog Input	
				ADM0 register	ADM1 register	
A/D trigger		Select 1 buffer		xx010xxxB	000x0xxxB	ANI0 to ANI7
			4 buffers	xx110xxxB	000x0xxxB	
			Scan		000x0xxxB	
Timer trigger	1 trigger	Select	1 buffer	xx010xxxB	00100xxxB	ANI0 to ANI3
			4 buffers	xx110xxxB	00100xxxB	
		Scan		xxx00xxxB	00100xxxB	
	4 triggers	Select	1 buffer	xx010xxxB	00110xxxB	
			4 buffers	xx110xxxB	00110xxxB	
		Scan		xxx00xxxB	00110xxxB	
External trigger		Select	1 buffer	xx010xxxB	01100xxxB	
			4 buffers	xx110xxxB	01100xxxB	
			•	xxx00xxxB	01100xxxB	

(1) Trigger mode

There are three types of trigger modes that serve as the start timing of the A/D conversion processing: A/D trigger mode, timer trigger mode, and external trigger mode. The ANI0 to ANI3 pins are able to specify all of these modes, but the ANI4 to ANI7 pins can only specify the A/D trigger mode. The timer trigger mode consists of the 1-trigger mode and 4-trigger mode as the sub-trigger modes. These trigger modes are set by the ADM1 register.

(a) A/D trigger mode

Generates the conversion timing of the analog input for the ANI0 to ANI7 pins inside the A/D converter unit. The ANI4 to ANI7 pins are always set in this mode.

(b) Timer trigger mode

Specifies the conversion timing of the analog input set for the ANI0 to ANI3 pins using the values set to the TM11 compare register. This mode can only be specified by the ANI0 to ANI3 pins.

This register creates the analog input conversion timing by generating the match interrupts of the four capture/compare registers (CC110 to CC113) connected to the 16-bit TM11.

There are two types of sub-trigger modes: 1-trigger mode and 4-trigger mode.

• 1-trigger mode

Mode that uses one match interrupt from timer 11 as the A/D conversion start timing.

• 4-trigger mode

Mode that uses four match interrupts from timer 11 as the A/D conversion start timing.

(c) External trigger mode

Mode that specifies the conversion timing of the analog input to the ANI0 to ANI3 pins using the ADTRG pin. This mode can be specified only by the ANI0 to ANI3 pins.

(2) Operating mode

There are two types of operating modes that set the ANI0 to ANI7 pins: select mode and scan mode. The select mode has sub-modes including the 1-buffer mode and 4-buffer mode. These modes are set by the ADM0 register.


(a) Select mode


One analog input specified by the ADM0 register is A/D converted. The conversion results are stored in the ADCRn register corresponding to the analog input (ANIn). For this mode, the 1-buffer mode and 4-buffer mode are provided for storing the A/D conversion results (n = 0 to 7).

• 1-buffer mode

One analog input specified by the ADM0 register is A/D converted. The conversion results are stored in the ADCRn register corresponding to the analog input (ANIn). The ANIn and ADCRn registers correspond one to one, and an A/D conversion end interrupt (INTAD) is generated each time one A/D conversion ends.

Figure 11-3. Select Mode Operation Timing: 1-Buffer Mode (ANI1)







• 4-buffer mode

One analog input is A/D converted four times and the results are stored in the ADCR0 to ADCR3 registers. The A/D conversion end interrupt (INTAD) is generated when the four A/D conversions end.

Figure 11-4. Select Mode Operation Timing: 4-Buffer Mode (ANI6)







(b) Scan mode

Selects the analog inputs specified by the ADM0 register sequentially from the ANI0 pin, and A/D conversion is executed. The A/D conversion results are stored in the ADCRn register corresponding to the analog input (n = 0 to 7). When the conversion of the specified analog input ends, the INTAD interrupt is generated.

Figure 11-5. Scan Mode Operation Timing: 4-Channel Scan (ANI0 to ANI3)





11.5 Operation in A/D Trigger Mode

When the CE bit of the ADM0 register is set to 1, A/D conversion starts.

11.5.1 Select mode operations

The analog input specified by the ADM0 register is A/D converted. The conversion results are stored in the ADCRn register corresponding to the analog input. For the select mode, the 1-buffer mode and 4-buffer mode are supported according to the storing method of the A/D conversion results (n = 0 to 7).

(1) 1-buffer mode (A/D trigger select: 1 buffer)


One analog input is A/D converted once. The conversion results are stored in one ADCRn register. The analog input and ADCRn register correspond one to one.

Each time an A/D conversion is executed, an INTAD interrupt is generated and the AD conversion stops.

Analog Input	A/D Conversion Result Register	
ANIn	ADCRn	(n = 0 to 7)

If 1 is written to the CE bit of the ADM0 register, A/D conversion can be restarted. This is most appropriate for applications in which the results of each first time A/D conversion are read.

Figure 11-6. Example of 1-Buffer Mode Operation (A/D Trigger Select: 1 Buffer)



(2) 4-buffer mode (A/D trigger select: 4 buffers)

One analog input is A/D converted four times and the results are stored in the four ADCR0 to ADCR3 registers. When four A/D conversions end, an INTAD interrupt is generated and A/D conversion stops.


Analog Input	A/D Conversion Result Register	
ANIn	ADCR0	
ANIn	ADCR1	
ANIn	ADCR2	
ANIn	ADCR3	(

(n = 0 to 7)

If 1 is written in the CE bit of the ADM0 register, A/D conversion can be restarted.

This is most appropriate for applications that determine the average A/D conversion results.

Figure 11-7. Example of 4-Buffer Mode Operation (A/D Trigger Select: 4 Buffers)



11.5.2 Scan mode operations

The analog inputs specified by the ADM0 register are selected sequentially from the ANI0 pin, and A/D conversion is executed. The A/D conversion results are stored in the ADCRn register corresponding to the analog input (n = 0 to 7).

When the conversion of all the specified analog input ends, the INTAD interrupt is generated, and A/D conversion stops.


Analog Input	A/D Conversion Result Register	
ANIn	ADCR0	
Ι	1	
ANIn ^{Note}	ADCRn	(n = 0 to 7)

Note Set in the ANIS0 to ANIS2 bits of the ADM0 register.

If 1 is written in the CE bit of the ADM0 register, A/D conversion can be restarted.

This is most appropriate for applications that are constantly monitoring multiple analog inputs.

Figure 11-8. Example of Scan Mode Operation (A/D Trigger Scan)



11.6 Operation in Timer Trigger Mode

The A/D converter is the match interrupt signal of the TM11 compare register, and can set the conversion timing for a maximum of four channel analog inputs (ANI0 to ANI3).

TM11 and four capture/compare registers (CC110 to CC113) are used for the timer for specifying the analog conversion trigger.

The following two modes are provided according to the value set in the TUM11 register.

(1) 1-shot mode

To use the 1-shot mode, the OST bit of the TUM11 register should be set to 1 (1-shot mode).

When the A/D conversion period is longer than the TM11 period, the TM11 generates an overflow, holds 0000H, and stops. Thereafter, TM11 does not output the match interrupt signal (A/D conversion trigger) of the compare register, and the A/D converter also enters the A/D conversion standby state. The TM11 count operation restarts when the valid edge of the TCLR11 pin input is detected or when 1 is written to the CE11 bit of the TMC11 register.

(2) Loop mode

To use the loop mode, the OST bit of the TUM11 register should be set to 0 (normal mode).

When the TM11 generates an overflow, the TM11 starts counting from 0000H again, and the match interrupt signal (A/D conversion trigger) of the compare register is repeatedly output, A/D conversion is also repeated.

11.6.1 Select mode operations

One analog input (ANI0 to ANI3) specified by the ADM0 register is A/D converted. The conversion results are stored in the ADCRn register corresponding to the analog input. For the select mode, the 1-buffer mode and 4-buffer mode are provided according to the storing method of the A/D conversion results (n = 0 to 3).

(1) 1-buffer mode operations (timer trigger select: 1 buffer)

One analog input is A/D converted once and the conversion results are stored in one ADCRn register. There are two modes in the 1-buffer modes, the 1-trigger mode and 4-trigger mode, according to the number of triggers.

(a) 1-trigger mode (timer trigger select: 1 buffer, 1 trigger)

One analog input is A/D converted once using the trigger of the match interrupt signal (INTCC110) and the results are stored in one ADCRn register.


An INTAD interrupt is generated for each A/D conversion and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register	
INTCC110 interrupt	ANIn	ADCRn	(n = 0 to 3)

When TM11 is set to the 1-shot mode, A/D conversion ends after one conversion. To restart A/D conversion, input the valid edge to the TCLR11 pin or write 1 to the CE11 bit of the TMC11 register.

When set to the loop mode, unless the CE bit of the ADM0 register is set to 0, A/D conversion is repeated each time the match interrupt is generated.

Figure 11-9. Example of 1-Trigger Mode Operation (Timer Trigger Select: 1 Buffer 1 Trigger)



(b) 4-trigger mode (timer trigger select: 1 buffer, 4 triggers)

One analog input is A/D converted four times using four match interrupt signals (INTCC110 to INTCC113) as triggers and the results are stored in one ADCRn register. The INTAD interrupt is generated with each A/D conversion, and the CS bit of the ADM0 register is reset (0). The results of one A/D conversion are held by the ADCRn register until the next A/D conversion ends. Perform transmission of the conversion results to the memory and other operations using the INTAD interrupt after each A/D conversion ends.

Trigger	Analog Input	A/D Conversion Result Register
INTCC110 interrupt	ANIn	ADCRn
INTCC111 interrupt	ANIn	ADCRn
INTCC112 interrupt	ANIn	ADCRn
INTCC113 interrupt	ANIn	ADCRn


(n = 0 to 3)

When TM11 is set to the 1-shot mode, A/D conversion ends after four conversions. To restart A/D conversion, input the valid edge to the TCLR11 pin or write 1 to the CE11 bit of the TMC11 register to restart TM11. When the first match interrupt after TM11 is restarted is generated, the CS bit is set (1) and A/D conversion is started.

When set to the loop mode, unless the CE bit of the ADM0 register is set to 0, A/D conversion is repeated each time the match interrupt is generated.

The match interrupts (INTCC110 to INTCC113) can be generated in any order. The same trigger, even when it enters several times consecutively, is acknowledged as a trigger each time.

Figure 11-10. Example of 4-Trigger Mode Operation (Timer Trigger Select: 1 Buffer 4 Triggers)



(2) 4-buffer mode operations (timer trigger select: 4 buffers)

One analog input is A/D converted four times, and the results are stored in the ADCR0 to ADCR3 registers. There are two 4-buffer modes, 1-trigger mode and 4-trigger mode, according to the number of triggers. This mode is suitable for applications that calculate the average of the A/D conversion result.

(a) 1-trigger mode

One analog input is A/D converted four times using the match interrupt signal (INTCC110) as a trigger, and the results are stored in the ADCR0 to ADCR3 registers.


An INTAD interrupt is generated when the four A/D conversions end and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register
INTCC110 interrupt	ANIn	ADCR0
INTCC110 interrupt	ANIn	ADCR1
INTCC110 interrupt	ANIn	ADCR2
INTCC110 interrupt	ANIn	ADCR3

(n = 0 to 3)

When the TM11 is set to the 1-shot mode, and less than four match interrupts are generated, if the CE bit is set to 0, the INTAD interrupt is not generated and the standby state is set.

Figure 11-11. Example of 1-Trigger Mode Operation (Timer Trigger Select: 4 Buffers 1 Trigger)



(b) 4-trigger mode

One analog input is A/D converted four times using four match interrupt signals (INTCC110 to INTCC113) as triggers and the results are stored in the ADCRn register corresponding to the input trigger. The INTAD interrupt is generated when the four A/D conversions end, the CS bit is reset (0), and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register
INTCC110 interrupt	ANIn	ADCR0
INTCC111 interrupt	ANIn	ADCR1
INTCC112 interrupt	ANIn	ADCR2
INTCC113 interrupt	ANIn	ADCR3


(n = 0 to 3)

When TM11 is set to the 1-shot mode, A/D conversion ends after four conversions. To restart A/D conversion, input the valid edge to the TCLR11 pin or write 1 to the CE11 bit of the TMC11 register to restart TM11. When the first match interrupt after TM11 is restarted is generated, the CS bit is set (1) and A/D conversion is started.

When set to the loop mode, unless the CE bit is set to 0, A/D conversion is repeated each time the match interrupt is generated.

Match interrupts (INTCC110 to INTCC113) can be generated in any order. The conversion results are stored in the ADCRn register corresponding to the input trigger. Also, even in cases where the same trigger is input continuously, it is acknowledged as a trigger.

Figure 11-12. Example of 4-Trigger Mode Operation (Timer Trigger Select: 4 Buffers 4 Triggers)



11.6.2 Scan mode operations

The analog inputs specified by the ADM0 register are selected sequentially from the ANI0 pin and A/D converted the specified number of times using the match interrupt signal as a trigger.

In the conversion operation, first the analog input lower channels (ANI0 to ANI3) are A/D converted the specified number of times. In the ADM0 register, if the lower channels (ANI0 to ANI3) of the analog input are set so that they are scanned, and when the set number of A/D conversions ends, the INTAD interrupt is generated and A/D conversion stops.

When the higher channels (ANI4 to ANI7) of the analog input are set so that they are scanned in the ADM0 register, after the conversion of the lower four channel ends, the mode is shifted to the A/D trigger mode, and the remaining A/D conversions are executed. The conversion results are stored in the ADCRn register corresponding to the analog input. When the conversion of all the specified analog inputs has ended, the INTAD interrupt is generated and A/D conversion stops (n = 0 to 7).

There are two scan modes, 1-trigger mode and 4-trigger mode, according to the number of triggers.

This is most appropriate for applications that are constantly monitoring multiple analog inputs.


(1) 1-trigger mode (timer trigger scan: 1 trigger)

The analog inputs are A/D converted the specified number of times using the match interrupt signal (INTCC110) as a trigger. The analog input and ADCRn register correspond one to one. When all the A/D conversions specified have ended, the INTAD interrupt is generated and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register
INTCC110 interrupt	ANI0	ADCR0
INTCC110 interrupt	ANI1	ADCR1
INTCC110 interrupt	ANI2	ADCR2
INTCC110 interrupt	ANI3	ADCR3
(A/D trigger mode)	ANI4	ADCR4
	ANI5	ADCR5
	ANI6	ADCR6
	ANI7	ADCR7

When the match interrupt is generated after all the specified A/D conversions end, A/D conversion is restarted. When the TM11 is set to the 1-shot mode, and less than a specified number of match interrupts are generated, the INTAD interrupt is not generated and the standby state is set.

Figure 11-13. Example of 1-Trigger Mode Operation (Timer Trigger Scan: 1 Trigger)




- (1) CE bit of ADM0 is set to 1 (enable)
- (2) CC110 compare generation
- (3) ANIO A/D conversion
- (4) Conversion result is stored in ADCR0
- (5) CC110 compare generation
- (6) ANI1 A/D conversion
- (7) Conversion result is stored in ADCR1

- (8) CC110 compare generation
- (9) ANI2 A/D conversion
- (10) Conversion result is stored in ADCR2
- (11) CC110 compare generation
- (12) ANI3 A/D conversion
- (13) Conversion result is stored in ADCR3
- (14) INTAD interrupt generation

Caution The analog input enclosed in the broken lines cannot be used with INTCC11n as the trigger (n = 0 to 3). When a setting is made to scan ANI0 to ANI7, ANI4 to ANI7 are converted in A/D trigger mode (see (b)).

(b) Setting when scanning ANI0 to ANI7



- (1) to (13) Same as (a)
- (14) ANI4 A/D conversion
- (15) Conversion result is stored in ADCR4
- (16) ANI5 A/D conversion
- (17) Conversion result is stored in ADCR5
- (18) ANI6 A/D conversion
- (19) Conversion result is stored in ADCR6
- (20) ANI7 A/D conversion
- (21) Conversion result is stored in ADCR7
- (22) INTAD interrupt generation

(2) 4-trigger mode


The analog inputs are A/D converted the number of times specified using the match interrupt signal (INTCC110 to INTCC113) as a trigger. The analog inputs and ADCRn register correspond one to one. When all the A/D conversions specified have ended, the INTAD interrupt is generated and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register
INTCC110 interrupt	ANI0	ADCR0
INTCC111 interrupt	ANI1	ADCR1
INTCC112 interrupt	ANI2	ADCR2
INTCC113 interrupt	ANI3	ADCR3
(A/D trigger mode)	ANI4	ADCR4
	ANI5	ADCR5
	ANI6	ADCR6
	ANI7	ADCR7

To restart conversion when TM11 is set to the 1-shot mode, restart TM11. If set to the loop mode and the CE bit is 1, A/D conversion is restarted when a match interrupt is generated after conversion ends.

The match interrupts can be generated in any order. However, because the trigger signal and the analog input correspond one to one, the scanning sequence is determined according to the order in which the match signals of the compare register are generated.

Figure 11-14. Example of 4-Trigger Mode Operation (Timer Trigger Scan: 4 Triggers)



11.7 Operation in External Trigger Mode

In the external trigger mode, the analog inputs (ANI0 to ANI3) are A/D converted by the ADTRG pin input timing. The ADTRG pin is also used as the P127 and INTP153 pins. To set the external trigger mode, set the PMC127 bit of the PMC12 register to 1 and bits TRG2 to TRG0 of the ADM1 register to 110.

The valid edge of the external input signal in the external trigger mode is fixed to the falling edge. When using the external trigger mode, set the valid edge specification of INTP153 to the falling edge (ES531 and ES530 bits = 00). For details, refer to 7.3.8 (1) External interrupt mode registers 1 to 6 (INTM1 to INTM6).

11.7.1 Select mode operations (external trigger select)

One analog input (ANI0 to ANI3) specified by the ADM0 register is A/D converted. The conversion results are stored in the ADCRn register. There are two select modes, 1-buffer mode and 4-buffer mode, according to the method of storing the conversion results (n = 0 to 3).

(1) 1-buffer mode (external trigger select: 1 buffer)


One analog input is A/D converted using the ADTRG signal as a trigger. The conversion results are stored in one ADCRn register. The analog inputs and the A/D conversion result registers correspond one to one. INTAD interrupts are generated after each A/D conversion, and A/D conversion stops.

Trigger	Analog Input	A/D Conversion Result Register	
ADTRG signal	ANIn	ADCRn	(n = 0 to 3)

While the CE bit of the ADM0 register is 1, the A/D conversion is repeated every time a trigger is input from the ADTRG pin.

This is most appropriate for applications that read the results each time there is an A/D conversion.

Figure 11-15. Example of 1-Buffer Mode Operation (External Trigger Select: 1 Buffer)



(2) 4-buffer mode (external trigger select: 4 buffers)

One analog input is A/D converted four times using the ADTRG signal as a trigger and the results are stored in the ADCR0 to ADCR3 registers. The INTAD interrupt is generated and conversion ends when the four A/D conversions end.


Trigger	Analog Input	A/D Conversion Result Register
ADTRG signal	ANIn	ADCR0
ADTRG signal	ANIn	ADCR1
ADTRG signal	ANIn	ADCR2
ADTRG signal	ANIn	ADCR3

(n = 0 to 3)

While the CE bit of the ADM0 register is 1, A/D conversion is repeated every time a trigger is input from the ADTRG pin.

This is most appropriate for applications that determine the average A/D conversion results.

Figure 11-16. Example of 4-Buffer Mode Operation (External Trigger Select: 4 Buffers)



11.7.2 Scan mode operations (external trigger scan)

The analog inputs specified by the ADM0 register are selected sequentially from the ANI0 pin using the ADTRG signal as a trigger, and A/D converted. The A/D conversion results are stored in the ADCRn register corresponding to the analog input (n = 0 to 7).

When the lower 4 channels (ANI0 to ANI3) of the analog input are set so that they are scanned in the ADM0 register, the INTAD interrupt is generated when the number of A/D conversions specified end, and A/D conversion stops.

When the higher 4 channels (ANI4 to ANI7) of the analog input are set so that they are scanned in the ADM0 register, after the conversion of the lower 4 channels ends, the mode is shifted to the A/D trigger mode, and the remaining A/D conversions are executed. The conversion results are stored in the ADCRn register corresponding to the analog input.


Trigger	Analog Input	A/D Conversion Result Register	
ADTRG signal	ANI0	ADCR0	
ADTRG signal	ANI1	ADCR1	
ADTRG signal	ANI2	ADCR2	
ADTRG signal	ANI3	ADCR3	
(A/D trigger mode)	ANI4	ADCR4	
	ANI5	ADCR5	
	ANI6	ADCR6	
	ANI7	ADCR7	

When the conversion of all the specified analog inputs ends, the INTAD interrupt is generated and A/D conversion stops.

When a trigger is input to the ADTRG pin while the CE bit of the ADM0 register is 1, the A/D conversion is started again.

This is most appropriate for applications that are constantly monitoring multiple analog inputs.

Figure 11-17. Example of Scan Mode Operation (External Trigger Scan)




- (1) CE bit of ADM0 is set to 1 (enable)
- (2) External trigger generation
- (3) ANIO A/D conversion
- (4) Conversion result is stored in ADCR0
- (5) External trigger generation
- (6) ANI1 A/D conversion
- (7) Conversion result is stored in ADCR1

- (8) External trigger generation
- (9) ANI2 A/D conversion
- (10) Conversion result is stored in ADCR2
- (11) External trigger generation
- (12) ANI3 A/D conversion
- (13) Conversion result is stored in ADCR3
- (14) INTAD interrupt generation

Caution The analog input enclosed in the broken lines cannot be used with ADTRG as the trigger. When a setting is made to scan ANI0 to ANI7, ANI4 to ANI7 are converted in A/D trigger mode (see (b)).

(b) Setting when scanning ANI0 to ANI7



- (1) to (13) Same as (a)
- (14) ANI4 A/D conversion
- (15) Conversion result is stored in ADCR4
- (16) ANI5 A/D conversion
- (17) Conversion result is stored in ADCR5
- (18) ANI6 A/D conversion
- (19) Conversion result is stored in ADCR6
- (20) ANI7 A/D conversion
- (21) Conversion result is stored in ADCR7
- (22) INTAD interrupt generation

11.8 Notes on Operation

11.8.1 Stopping conversion operation

When 0 is written to the CE bit of the ADM0 register during a conversion operation, the conversion operation stops and the conversion results are not stored in the ADCRn register (n = 0 to 7).

11.8.2 External/timer trigger interval

Set the interval (input time interval) of the trigger in the external or timer trigger mode longer than the conversion time specified by the FR2 to FR0 bits of the ADM1 register.

(1) When interval = 0

When several triggers are input simultaneously, the analog input with the smaller ANIn pin number is converted. The other trigger signals input simultaneously are ignored, and the number of trigger inputs is not counted. Therefore, the generation of interrupts and storage of results in the ADCRn register will become abnormal (n = 0 to 7).

(2) When 0 < interval ≤ conversion operation time

When the timer trigger is input during a conversion operation, the conversion operation stops and the conversion starts according to the last timer trigger input.

When a conversion operation stops, the conversion results are not stored in the ADCRn register. However, the number of trigger inputs is counted, and when the interrupt is generated, the value at which conversion ended is stored in the ADCRn register.

11.8.3 Operation in standby mode

(1) HALT mode

The A/D conversion operation continues. When released by NMI input, the ADM0 and ADM1 registers and ADCRn register hold the value (n = 0 to 7).

(2) IDLE mode, software STOP mode

As clock supply to the A/D converter is stopped, no conversion operations are performed.

Stop the A/D converter operation (CE bit of ADM0 register = 0) when shifting to the IDLE and software STOP modes. In the IDLE and software STOP modes, to further reduce current consumption, set the voltage of the AVREF pin to Vss.

11.8.4 Compare match interrupt in timer trigger mode

The compare register's match interrupt becomes an A/D conversion start trigger and starts the conversion operation. When this happens, the compare register's match interrupt functions even if it is a compare register match interrupt directed to the CPU. In order to prevent match interrupts from the compare register being directed to the CPU, disable interrupts by the interrupt mask bits (P11MK0 to P11MK3) of the interrupt control register (P11IC0 to P11IC3).

11.8.5 Timer 1 functions in external trigger mode

The external trigger input becomes an A/D conversion start trigger. At this time, the external trigger input also functions as a timer 15 (TM15) capture trigger external interrupt. In order to prevent it from generating capture trigger external interrupts, set TM15 as a compare register and disable interrupts by the interrupt mask bit of the interrupt control register.

The operation if TM15 is not set as a compare register and interrupts are not disabled by the interrupt control register is as follows.

(a) If the TUM15 register's interrupt mask bit (IMS153) is 0

It also functions as a compare register match interrupt to the CPU.

(b) If the TUM15 register's interrupt mask bit (IMS153) is 1

The A/D converter's external trigger input also functions as an external interrupt to the CPU.

Port **RPU** INTC ES531, ES530 PMC127 CMS153 (INTM6) (PMC12) (TUM15) IMS153 Capture TM15 trigger (TUM15) Noise Edge P15MK3 P127/INTP153/ Capture (P15IC3) eliminatior selection Timer interrupt **ADTRG** request Compare Interrupt Interrupt External interrupt request enable/disable control PCS1m (PCS1) ES1n1, ES1n0 PMC1m CMS11n (INTM2) (PMC1) (TUM11) IMS11n Capture ▼TM11 (TUM11) Noise Edge trigger P11MKn P1m/INTP11n/ Capture Timer interrupt (P11ICn) elimination selection **DMAAKn** request Compare Interrupt enable/disable External interrupt request TRG0 to TRG2 A/D converter (ADM1) Timer trigger A/D conversion External trigger trigger **Remarks 1.** m = 4 to 7, n = 0 to 32. Items in parentheses () show the register names.

Figure 11-18. Relationship of A/D Converter and Port, INTC and RPU

★ 11.8.6 Re-conversion operation in timer 1 trigger mode and external trigger mode

In the timer 1 trigger mode, A/D conversion is started using a match interrupt signal (INTCC110) as a trigger. In the external trigger mode, A/D conversion is started using an external pin input (ADTRG pin) as a trigger. However, if an interrupt source that is not a start factor (INTCC111, INTCC112, INTCC113, INTP111^{Note}, INTP112^{Note}, or INTP113^{Note}) is generated during A/D conversion, the same A/D conversion may be started again (re-conversion operation). If an interrupt source that is not a start factor is not generated under such conditions, a re-conversion operation is not executed.

Note The external interrupt signal also used as the external capture trigger input of timer 1 (TM11) also becomes a source of the re-conversion operation.

(1) Re-conversion operation in select 1-buffer mode

Target mode: Timer trigger select 1-buffer 1-trigger mode

External trigger select 1-buffer mode

If an interrupt source that is not a start factor is generated during A/D conversion, the first A/D conversion ends normally and the A/D conversion end interrupt (INTAD) is generated. The A/D conversion results are stored in the ADCRn register. The restarted A/D conversion operation is executed normally and the A/D conversion results are overwritten in the ADCRn register. The ADCRn register can be read during the re-conversion operation. After the A/D conversion ends, the INTAD interrupt is generated.

(2) Re-conversion operation in select 4-buffer mode and scan mode

Target mode: Timer trigger select 4-buffer 1-trigger mode

Timer trigger scan 1-trigger mode External trigger select 4-buffer mode

External trigger scan mode

If an interrupt source that is not a start factor is generated during A/D conversion, the A/D conversion in progress ends normally and the A/D conversion results are stored in the ADCRn register. Then, the same A/D conversion is executed again and the A/D conversion results are overwritten in the ADCRn register.

The ADCRn register can be read during the re-conversion operation. The remaining A/D conversion operations are then executed normally and the A/D conversion end interrupt (INTAD) is generated.

Caution If an interrupt source that is not a start factor is generated during the last A/D conversion, the last A/D conversion ends normally and the A/D conversion end interrupt (INTAD) is generated. Then, the same conversion as the last A/D conversion is executed again and the INTAD interrupt is generated.

If a re-conversion operation occurs, the effect can be minimized by employing a method in which the latest conversion values are obtained, because the conversion results show the correct values. However, when the occurrence of a re-conversion operation is inconvenient, be sure to use the A/D trigger mode, and start A/D conversion by setting the CE bit of the ADM0 register to 1 in the interrupt servicing routine of the timer compare match interrupt or in the external pin interrupt servicing routine.

★ 11.8.7 Supplementary information for A/D conversion time

The time (t) required from trigger input to the end of A/D conversion is shown below.

- In A/D trigger mode
 - t = 4 clocks + Number of clocks specified by FR2 to FR0 bits of ADM1 0.5 clocks
- In timer trigger mode (external interrupt signal)
 - t = 5.5 to 6.5 clocks + Number of clocks specified by FR2 to FR0 bits of ADM1 0.5 clocks
- In timer trigger mode (match interrupt signal)
 - t = 2.5 clocks + Number of clocks specified by FR2 to FR0 bits of ADM1 0.5 clocks
- In external trigger mode
 - t = 4.5 to 5.5 clocks + Number of clocks specified by FR2 to FR0 bits of ADM1 0.5 clocks

Figure 11-19. A/D Conversion Time in A/D Trigger Mode: ADM1 = 02H




Figure 11-20. A/D Conversion Time in Timer Trigger Mode (External Interrupt Signal): ADM1 = 22H or 32H




Figure 11-21. A/D Conversion Time in Timer Trigger Mode (Match Interrupt Signal): ADM1 = 22H or 32H




Figure 11-22. A/D Conversion Time in External Trigger Mode: ADM1 = 62H





Figure 11-23. A/D Conversion Outline: One A/D Conversion, FR0 to FR2 Bits of ADM1 Register = 010 (96 Clocks)




CHAPTER 12 PORT FUNCTIONS

12.1 Features

- Number of ports: Input-only ports 9
 I/O ports 114
- Function alternately as the I/O pins of other peripheral functions.
- It is possible to specify input and output in bit units.

12.2 Port Configuration

This product incorporates a total of 123 input/output ports (including 9 input-only ports) labeled ports 0 through 12, and A, B and X. The port configuration is shown below.



(1) Function of each port

The port functions of this product are shown below.

8-bit and 1-bit operations are possible on all ports, allowing various kinds of control to be performed. In addition to their port functions, these pins also function as internal peripheral I/O input/output pins in the control mode.

Port Name	Pin Name	Port Function	Function in Control Mode	Block Type ^{Note}
Port 0	P00 to P07	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input DMA control (DMAC) input	A, B, M
Port 1	P10 to P17	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input DMA control (DMAC) output	A, B, K
Port 2	P20 to P27	1-bit input, 7-bit I/O	NMI input Serial interface (UART0/CSI0, UART1/CSI1) I/O	C, D, I, J, Q
Port 3	P30 to P37	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input Serial interface (CSI2) I/O	A, B, K, M, N
Port 4	P40 to P47	8-bit I/O	External data bus (D0 to D7)	E
Port 5	P50 to P57	8-bit I/O	External data bus (D8 to D15)	E
Port 6	P60 to P67	8-bit I/O	External address bus (A16 to A23)	F
Port 7	P70 to P77	8-bit input	A/D converter (ADC) analog input	G
Port 8	P80 to P87	8-bit I/O	External bus interface control signal output	O, P
Port 9	P90 to P97	8-bit I/O	External bus interface control signal I/O	H, O
Port 10	P100 to P107	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input DMA control (DMAC) output	A, B, K
Port 11	P110 to P117	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input Serial interface (CSI3) I/O	A, B, K, M, N
Port 12	P120 to P127	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input A/D converter (ADC) external trigger input	А, В
Port A	PA0 to PA7	8-bit I/O	External address bus (A0 to A7)	F
Port B	PB0 to PB7	8-bit I/O	External address bus (A8 to A15)	F
Port X	PX5 to PX7	3-bit I/O	Refresh request signal output Wait insertion signal input Internal system clock output	A, L

Note Refer to 12.2 (3) Block diagrams of ports.

Caution When switching to the control mode, be sure to set ports that operate as output pins or I/O pins in the control mode using the following procedure.

- <1> Set the inactive level for the signal output in the control mode in the relevant bits of port n (Pn) (n = 0 to 6, 8 to 12, A, B, X).
- <2> Switch to the control mode from the port n mode control register (PMCn).

If <1> above is not performed, when switching from the port mode to the control mode, the contents of port n (Pn) will be output instantaneously.

(2) Function when port pins are reset and register that sets the port/control mode

(1/3)

Port	Pin Name	Pin Function After Reset				Register That		
Name		Single-Chip Mode 0	Single-Chip Mode 1	ROMless Mode 0	ROMless Mode 1	Sets the Mode		
Port 0	P00/TO100	P00 (input mo	P00 (input mode)					
	P01/TO101	P01 (input mo						
	P02/TCLR10	P02 (input mo	de)					
	P03/TI10	P03 (input mo	de)					
	P04/INTP100/DMARQ0	P04 (input mo	de)			PMC0, PCS0 ^{Note}		
	P05/INTP101/DMARQ1	P05 (input mo	de)					
	P06/INTP102/DMARQ2	P06 (input mo	de)					
	P07/INTP103/DMARQ3	P07 (input mo	de)					
Port 1	P10/TO110	P10 (input mo	de)			PMC1		
	P11/TO111	P11 (input mo	de)					
	P12/TCLR11	P12 (input mo	de)					
	P13/TI11	P13 (input mod	P13 (input mode)					
	P14/INTP110/DMAAK0	P14 (input mod	PMC1, PCS1 ^{Note}					
	P15/INTP111/DMAAK1	P15 (input mod						
	P16/INTP112/DMAAK2	P16 (input mod						
	P17/INTP113/DMAAK3	P17 (input mod	P17 (input mode)					
Port 2	P20/NMI	NMI				_		
	P21	P21 (input mod	de)					
	P22/TXD0/SO0	P22 (input mo	PMC2, ASIM00					
	P23/RXD0/SI0	P23 (input mod						
	P24/SCK0	P24 (input mod	de)			PMC2 ^{Note}		
	P25/TXD1/SO1	P25 (input mode)				PMC2, ASIM10		
	P26/RXD1/SI1	P26 (input mo						
	P27/SCK1	P27 (input mo	PMC2 ^{Note}					
Port 3	P30/TO130	P30 (input mo	de)			РМС3		
	P31/TO131	P31 (input mod	de)			1		
	P32/TCLR13	P32 (input mode)						
	P33/TI13	P33 (input mode)						
	P34/INTP130	P34 (input mod						
	P35/INTP131/SO2	P35 (input mode)				PMC3, PCS3		
	P36/INTP132/SI2	P36 (input mode)						
	P37/INTP133/SCK2	P37 (input mod	de)					

Note Selects the pin function when in the control mode.

(2/3)

Port	Pin Name		Pin Function A	fter Reset		Register That
Name		Single-Chip Mode 0	Single-Chip Mode 1	ROMless Mode 0	ROMless Mode 1	Sets the Mode
Port 4	P40/D0 to P47/D7	P40 to P47 (input mode)	D0 to D7			ММ
Port 5	P50/D8 to P57/D15	P50 to P57 (input mode)	D8 to D15		P50 to P57 (input mode)	ММ
Port 6	P60/A16 to P67/A23	P60 to P67 (input mode)	A16 to A23			ММ
Port 7	P70/ANI0 to P77/ANI7	P70/ANI0 to P77/Al	NI7			_
Port 8	P80/CS0/RAS0	P80 (input mode)	CS0/RAS0			PMC8
	P81/CS1/RAS1	P81 (input mode)	CS1/RAS1			
	P82/CS2/RAS2	P82 (input mode)	CS2/RAS2			
	P83/CS3/RAS3	P83 (input mode)	CS3/RAS3			
	P84/CS4/RAS4/IOWR	P84 (input mode)	CS4/RAS4			PMC8, PCS8 ^{Note}
	P85/CS5/RAS5/IORD	P85 (input mode)	CS5/RAS5			
	P86/CS6/RAS6	P86 (input mode)	CS6/RAS6		PMC8	
	P87/CS7/RAS7	P87 (input mode)	CS7/RAS7			
Port 9	P90/LCAS/LWR	P90 (input mode)	LCAS/LWR		PMC9	
	P91/UCAS/UWR	P91 (input mode)	UCAS/UWR RD			
	P92/RD	P92 (input mode)				
	P93/WE	P93 (input mode)	WE			
	P94/BCYST	P94 (input mode)	BCYST			PMC9
	P95/OE	P95 (input mode)	ŌĒ			PMC9
	P96/HLDAK	P96 (input mode)	HLDAK			
	P97/HLDRQ	P97 (input mode)	HLDRQ			
Port 10	P100/TO120	P100 (input mode)				PMC10
	P101/TO121	P101 (input mode)				
	P102/TCLR12	P102 (input mode)				
	P103/TI12	P103 (input mode)				
	P104/INTP120/TC0	P104 (input mode)				PMC10, PCS10 ^{Note}
	P105/INTP121/TC1	P105 (input mode)				
	P106/INTP122/TC2	P106 (input mode)				
	P107/INTP123/TC3	P107 (input mode)				

Note Selects the pin function when in the control mode.


(3/3)

Port Name	Pin Name	Pin Function After Reset				Register That		
		Single-Chip Mode 0	Single-Chip Mode 1	ROMless Mode 0	ROMless Mode 1	Sets the Mode		
Port 11	P110/TO140	P110 (input mode) P111 (input mode) P112 (input mode) P113 (input mode)				PMC11		
	P111/TO141							
	P112/TCLR14							
	P113/TI14							
	P114/INTP140	P114 (input mode)						
	P115/INTP141/SO3	P115 (input mode)				PMC11, PCS11 ^{Note}		
	P116/INTP142/SI3	P116 (input mode)						
	P117/INTP143/SCK3	P117 (input mode)						
Port 12	P120/TO150	P120 (input mode)				PMC12		
	P121/TO151	P121 (input mode)						
	P122/TCLR15	P122 (input mode)						
	P123/TI15	P123 (input mode)						
	P124/INTP150	P124 (input mode) P125 (input mode)				_		
	P125/INTP151							
	P126/INTP152	P126 (input mode)						
	P127/INTP153/ADTRG	P127 (input mode)				PMC12, ADM1 ^{Note}		
Port A	PA0/A0 to PA7/A7	PA0 to PA7 (input mode)	A0 to A7			ММ		
Port B	PB0/A8 to PB7/A15	PB0 to PB7 (input mode)	A8 to A15			ММ		
Port X	PX5/REFRQ	PX5 (input mode)	REFRQ			PMCX		
	PX6/WAIT	PX6 (input mode)	WAIT					
	PX7/CLKOUT	PX7 (input mode)	CLKOUT					

Note Selects the pin function when in the control mode.

(3) Block diagrams of ports

Figure 12-1. Type A Block Diagram



 WR_{PMC} PMCmn WR_{PM} PMmn Internal bus WR_{PORT} O Pmn Pmn Selector Selector Address **RD**IN Input signal in control mode Noise elimination Edge detection Remark m: Port number n: Bit number

Figure 12-2. Type B Block Diagram

 WR_{PMC} SCKx output enable signal **PMCmn** WR_{PM} PMmn Internal bus Output signal in control mode — WRPORT Selector O Pmn Pmn Selector Selector Address RDIN Input signal in control mode Remark mn: 24, 27 x: 0 (when mn = 24), 1 (when mn = 27)

Figure 12-3. Type C Block Diagram

WRPMC
PMCmn
WRPM
PMmn
WRPoRT
Pmn
Input signal in control mode

Remark m: Port number
n: Bit number

Figure 12-4. Type D Block Diagram


MODE0 to MODE3 MM0 to MM3 I/O controller **WR**PM PMmn Internal bus Output signal in control mode WRPORT Selector → Pmn Pmn Selector Selector Address RDIN Input signal in control mode Remark m: Port number n: Bit number

Figure 12-5. Type E Block Diagram

MODE0 to MODE3 MM0 to MM3 I/O controller WR_{PM} PMmn Internal bus Output signal in control mode WRPORT Selector O Pmn Pmn Selector Selector Address RDIN Remark m: Port number n: Bit number

Figure 12-6. Type F Block Diagram

Figure 12-7. Type G Block Diagram



MODE0 to MODE3 MM0 to MM3

I/O controller

WRPM


WRPORT

Pmn

Input signal in control mode

Figure 12-8. Type H Block Diagram

Figure 12-9. Type I Block Diagram



WRPM
WRPM
WRPORT
Pmn
Address

Remark m: Port number
n: Bit number

Figure 12-10. Type J Block Diagram




Figure 12-11. Type K Block Diagram

Figure 12-12. Type L Block Diagram

WRpcs PCSmn^{Note} WRPMC Ó **PMCmn** WR_{PM} Internal bus **PMmn** WRPORT Pmn -○ Pmn Selector Selector Address RDIN INTP100 to INTP103, INTP132, INTP142 Noise elimination Edge detection DMARQ0 to DMARQ3, SI2, SI3 Note When mn = 36: PCS35 When mn = 116: PCS115 **Remark** mn: 04 to 07, 36, 116

Figure 12-13. Type M Block Diagram

 WR_{PCS} PCSm5 SCKx output enable signal **WR**PMC Ó PMCmn WR_{PM} Internal bus **PMmn** Output signal in control mode WRPORT Selector O Pmn Pmn Selector Selector Address **RD**_{IN} Noise elimination INTP133, INTP143 -Edge detection SCK2, SCK3 **Remark** mn: 37, 117 2 (when mn = 37), 3 (when mn = 117)

Figure 12-14. Type N Block Diagram

WRPMC PMCmn I/O controller WR_{PM} PMmn Internal bus Output signal in control mode WRPORT Selector - Pmn Pmn Selector Selector Address RD_{IN} Remark m: Port number Bit number

Figure 12-15. Type O Block Diagram

 WR_{PCS} PCSmn WRPMC Ó I/O controller PMCmn **WR**PM Internal bus PMmn Selector Output signal in control mode Selector WRPORT → Pmn Pmn Selector Selector Address **RD**_{IN} Remark m: Port number n: Bit number

Figure 12-16. Type P Block Diagram


 WR_{PMC} Serial output enable signal **PMCmn** WR_{PM} PMmn Internal bus Output signal in control mode — WRPORT Selector -⊚ Pmn Pmn Selector Selector Address **RD**_{IN} Remark m: Port number Bit number

Figure 12-17. Type Q Block Diagram

12.3 Port Pin Functions

12.3.1 Port 0

Port 0 is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port 0 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt request input, and DMA request input pins in the control mode.


(1) Operation in control mode

	Port	Control Mode	Remark	Block Type
Port 0	P00	TO100	Real-time pulse unit (RPU) output	А
	P01	TO101		
	P02	TCLR10	Real-time pulse unit (RPU) input	В
	P03	TI10		
	P04 to P07	INTP100/DMARQ0 to INTP103/DMARQ3	External interrupt request input/DMA request input	М

(2) I/O mode/control mode setting

The port 0 I/O mode is set using the port 0 mode register (PM0), and control mode is set using the port 0 mode control register (PMC0) and port/control select register 0 (PCS0).

(a) Port 0 mode register (PM0)



(b) Port 0 mode control register (PMC0)

	7	6	5	4	3	2	1	0		
PMC0	PMC07	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00	Address FFFFF040H	After reset 00H

Bit position	Bit name	Function
7 to 4	PMC0n (n = 7 to 4)	Port Mode Control Sets operating mode of P0n pin in combination with PCS0 register. 0: I/O port mode 1: External interrupt request (INTP103 to INTP100) input mode/DMA request (DMARQ3 to DMARQ0) input mode
3	PMC03	Port Mode Control Sets operating mode of P03 pin. 0: I/O port mode 1: TI10 input mode
2	PMC02	Port Mode Control Sets operating mode of P02 pin. 0: I/O port mode 1: TCLR10 input mode
1	PMC01	Port Mode Control Sets operating mode of P01 pin. 0: I/O port mode 1: TO101 output mode
0	PMC00	Port Mode Control Sets operating mode of P00 pin. 0: I/O port mode 1: TO100 output mode

(c) Port/control select register 0 (PCS0)

This register can be read/written in 8-bit or 1-bit units. However, bits 3 to 0 are fixed to 0, so writing 1 to these bits is ignored.


	7	6	5	4	3	2	1	0		
PCS0	PCS07	PCS06	PCS05	PCS04	0	0	0	0	Address FFFFF580H	After reset 00H

Bit position	Bit name	Function
7	PCS07	Port Control Select Specifies the operating mode when pin P07 is in the control mode. 0: INTP103 input mode 1: DMARQ3 input mode
6	PCS06	Port Control Select Specifies the operating mode when pin P06 is in the control mode. 0: INTP102 input mode 1: DMARQ2 Input mode
5	PCS05	Port Control Select Specifies the operating mode when pin P05 is in the control mode. 0: INTP101 input mode 1: DMARQ1 input mode
4	PCS04	Port Control Select Specifies the operating mode when pin P04 is in the control mode. 0: INTP100 input mode 1: DMARQ0 input mode

Caution When the port mode is specified by the PMC0 register, the settings of this register are ignored.

12.3.2 Port 1

Port 1 is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port 1 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt request input, and DMA acknowledge output pins in the control mode.


(1) Operation in control mode

	Port	Control Mode	Remark	Block Type
Port 1	P10	TO110	Real-time pulse unit (RPU) output	Α
	P11	TO111		
	P12	TCLR11	Real-time pulse unit (RPU) input	В
	P13	TI11		
	P14 to P17	INTP110/DMAAK0 to INTP113/DMAAK3	External interrupt input/DMA acknowledge output	К

(2) I/O mode/control mode setting

The port 1 I/O mode is set using the port 1 mode register (PM1), and control mode is set using the port 1 mode control register (PMC1) and port/control select register 1 (PCS1).

(a) Port 1 mode register (PM1)



(b) Port 1 mode control register (PMC1)

	7	6	5	4	3	2	1	0		
PMC1	PMC17	PMC16	PMC15	PMC14	PMC13	PMC12	PMC11	PMC10	Address FFFFF042H	After reset 00H

Bit position	Bit name	Function
7 to 4	PMC1n (n = 7 to 4)	Port Mode Control Sets operating mode of P1n pin in combination with PCS1 register. 0: I/O port mode 1: External interrupt request (INTP113 to INTP110) input mode/ DMA acknowledge (DMAAK3 to DMAAK0) output mode
3	PMC13	Port Mode Control Sets operating mode of P13 pin. 0: I/O port mode 1: TI11 input mode
2	PMC12	Port Mode Control Sets operating mode of P12 pin. 0: I/O port mode 1: TCLR11 input mode
1	PMC11	Port Mode Control Sets operating mode of P11 pin. 0: I/O port mode 1: TO111 output mode
0	PMC10	Port Mode Control Sets operating mode of P10 pin. 0: I/O port mode 1: TO110 output mode

(c) Port/control select register 1 (PCS1)

This register can be read/written in 8-bit or 1-bit units. However, bits 3 to 0 are fixed to 0, so writing 1 to these bits is ignored.


	7	6	5	4	3	2	1	0		
PCS1	PCS17	PCS16	PCS15	PCS14	0	0	0	0	Address FFFFF582H	After reset 00H

Bit position	Bit name	Function
7	PCS17	Port Control Select Specifies the operating mode when pin P17 is in the control mode. 0: INTP113 input mode 1: DMAAK3 output mode
6	PCS16	Port Control Select Specifies the operating mode when pin P16 is in the control mode. 0: INTP112 input mode 1: DMAAK2 output mode
5	PCS15	Port Control Select Specifies the operating mode when pin P15 is in the control mode. 0: INTP111 input mode 1: DMAAK1 output mode
4	PCS14	Port Control Select Specifies the operating mode when pin P14 is in the control mode. 0: INTP110 input mode 1: DMAAK0 output mode

Caution When the port mode is specified by the PMC1 register, the settings of this register are ignored.

12.3.3 Port 2

Port 2 is an 8-bit I/O port in which input and output can be specified in 1-bit units. However, P20 always operates as an NMI input if the edge is input.



In addition to I/O port pins, the port 2 pins can also operate as serial interface (UART0/CSI0, UART1/CSI1) I/O pins in the control mode. Note that pin P21 does not have an alternate function and operates only in the port mode.


	Port	Control Mode	Remark	Block Type
Port 2	P20	NMI	Non-maskable interrupt request input	Ι
	P21	_	Fixed to port mode	J
	P22	TXD0/SO0	I/O for serial interface	Q
	P23	RXD0/SI0	(UART0/CSI0, UART1/CSI1)	D
	P24	SCK0		С
	P25	TXD1/SO1		Q
	P26	RXD1/SI1		D
	P27	SCK1		С

The port 2 I/O mode is set using the port 2 mode register (PM2), and control mode is set using the port 2 mode control register (PMC2).

Pin P20 is fixed to NMI input mode.

(a) Port 2 mode register (PM2)

This register can be read/written in 8-bit or 1-bit units. However, bit 0 is fixed to 1 by hardware, so writing 0 to this bit is ignored.



Bit position	Bit name	Function
7 to 1	PM2n (n = 7 to 1)	Port Mode Sets P2n in input/output mode. 0: Output mode (output buffer on) 1: Input mode (output buffer off)


Caution When the serial interface is used, use the following bits in the state when they are set to 1 (initial value).

When UART0 is used: PM22 When UART1 is used: PM25

When CSI0 is used: PM24 to PM22 When CSI1 is used: PM27 to PM25

(b) Port 2 mode control register (PMC2)

This register can be read/written in 8-bit or 1-bit units. However, bit 0 is fixed to 1 by hardware, so writing 0 to this bit is ignored. Bit 1 is fixed to 0, so writing 1 to this bit is ignored.




Bit position	Bit name	Function
7	PMC27	Port Mode Control Sets operating mode of P27 pin. 0: I/O port mode 1: SCK1 I/O mode
6	PMC26	Port Mode Control Sets operating mode of P26 pin. 0: I/O port mode 1: RXD1/SI1 input mode
5	PMC25	Port Mode Control Sets operating mode of P25 pin. 0: I/O port mode 1: TXD1/SO1 output mode
4	PMC24	Port Mode Control Sets operating mode of P24 pin. 0: I/O port mode 1: SCK0 input/output mode
3	PMC23	Port Mode Control Sets operating mode of P23 pin. 0: I/O port mode 1: RXD0/SI0 input mode
2	PMC22	Port Mode Control Sets operating mode of P22 pin. 0: I/O port mode 1: TXD0/SO0 output mode

Remark UART0 and CSI0, and UART1 and CSI1 share the same pins respectively. Either one of these is selected according to the ASIM00 and ASIM10 registers (refer to **10.2.3 Control registers**).

12.3.4 Port 3

Port 3 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 3 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt input, and serial interface (CSI2) I/O pins in the control mode.

	Port Control Mode		Remark	Block Type
Port 3	P30	TO130	Real-time pulse unit (RPU) output	Α
	P31	TO131		
	P32	TCLR13	Real-time pulse unit (RPU) input	В
	P33	TI13		
	P34	INTP130	External interrupt input	
	P35	INTP131/SO2	External interrupt input	K
	P36	INTP132/SI2	Serial interface (CSI2) I/O	М
	P37	INTP133/SCK2		N

The port 3 I/O mode is set using the port 3 mode register (PM3), and control mode is set using the port 3 mode control register (PMC3) and port/control select register 3 (PCS3).

(a) Port 3 mode register (PM3)



(b) Port 3 mode control register (PMC3)


This register can be read/written in 8-bit or 1-bit units.

7 2 6 5 4 3 1 0 Address After reset PMC3 PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30 FFFFF046H 00H

Bit position	Bit name	Function
7 to 5	PMC3n (n = 7 to 5)	Port Mode Control Sets operating mode of P3n pin in combination with PCS3 register. 0: I/O port mode 1: External interrupt request (INTP133 to INTP131) input mode/CSI2 (SCK2, SI2, SO2) I/O mode
4	PMC34	Port Mode Control Sets operating mode of P34 pin. 0: I/O port mode 1: INTP130 input mode
3	PMC33	Port Mode Control Sets operating mode of P33 pin. 0: I/O port mode 1: TI13 input mode
2	PMC32	Port Mode Control Sets operating mode of P32 pin. 0: I/O port mode 1: TCLR13 input mode
1	PMC31	Port Mode Control Sets operating mode of P31 pin. 0: I/O port mode 1: TO131 output mode
0	PMC30	Port Mode Control Sets operating mode of P30 pin. 0: I/O port mode 1: TO130 output mode

(c) Port/control select register 3 (PCS3)

This register can be read/written in 8-bit or 1-bit units. However, except for bit 5, all the bits are fixed to 0, so writing 1 to these bits is ignored.




Bit position	Bit name	Function
5	PCS35	Port Control Select Specifies the operating mode when pins P37 to P35 are in the control mode. 0: INTP133 input mode (P37) INTP132 input mode (P36) <u>INTP</u> 131 input mode (P35) 1: SCK2 I/O mode (P37) SI2 input mode (P36) SO2 output mode (P35)

Caution When the port mode is specified by the PMC3 register, the settings of this register are ignored.

12.3.5 Port 4

Port 4 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 4 pins can also operate as a data bus for external memory expansion in the control mode (external expansion mode).

	Port	Control Mode	Remark	Block Type
Port 4	P40 to P47	D0 to D7	Data bus in memory expansion	E

The port 4 I/O mode is set using the port 4 mode register (PM4), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM: refer to 3.4.6 (1)).

(a) Port 4 mode register (PM4)

This register can be read/written in 8-bit or 1-bit units.



(b) Operating mode of port 4

	Bit of MM Register						Operating	y Mode			
ММЗ	MM2	MM1	ММО	P40	P41	P42	P43	P44	P45	P46	P47
don't	0	0	0				Port (P40	to P47)			
care	0	0	1								
	0	1	0								
	0	1	1								
	1	0	0			ı	Data bus (E	00 to D7)			
	1	0	1								
	1	1	0								
	1	1	1								


For details of the operating mode selection by the MODE0 to MODE3 pins, refer to **3.3.2 Operating** mode specification.

In ROMless modes 0 or 1, or single-chip mode 1, the MM0 to MM3 bits are initialized to $111\times$ at system reset, enabling the external expansion mode. External expansion can be disabled by programming the MM0 to MM3 bits and setting the port mode. If MM0 to MM3 are set to $000\times$, the subsequent external instruction cannot be fetched.

Remark ×: don't care

12.3.6 Port 5

Port 5 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 5 pins can also operate as a data bus for external memory expansion in the control mode (external expansion mode).

	Port	Control Mode	Remark	Block Type
Port 5	P50 to P57	D8 to D15	Data bus in memory expansion	E

The port 5 I/O mode is set using the port 5 mode register (PM5), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM: refer to **3.4.6 (1)**).

(a) Port 5 mode register (PM5)

This register can be read/written in 8-bit or 1-bit units.



(b) Operating mode of port 5

	Bit of MM	l Register					Operating	Mode			
ММЗ	MM2	MM1	MMO	P50	P51	P52	P53	P54	P55	P56	P57
0	0	0	0				Port (P50	to P57)			
0	0	0	1								
0	0	1	0								
0	0	1	1								
0	1	0	0				Data bus (D	8 to D15)			
0	1	0	1								
0	1	1	0								
0	1	1	1								
1	don't care)		Port (50 to P57)							


For details of the operating mode selection by the MODE0 to MODE3 pins, refer to **3.3.2 Operating** mode specification.

In ROMless mode 0 or single-chip mode 1, the MM0 to MM3 bits are initialized to 1110 at system reset, enabling the external expansion mode. External expansion can be disabled by programming the MM0 to MM3 bits and setting the port mode. If MM0 to MM3 are set to xxx1 or 0000, the subsequent external instruction cannot be fetched.

Remark x: don't care

12.3.7 Port 6

Port 6 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 6 pins can also operate as an address bus used for external memory expansion in the control mode (external expansion mode).

	Port	Control Mode	Remark	Block Type
Port 6	P60 to P67	A16 to A23	Address bus for memory expansion	F

The port 6 I/O mode is set using the port 6 mode register (PM6), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM: refer to 3.4.6 (1)).

(a) Port 6 mode register (PM6)

This register can be read/written in 8-bit or 1-bit units.



(b) Operating mode of port 6

	Bit of MIV	l Register			Operating Mode						
ММЗ	MM2	MM1	MMO	P60	P61	P62	P63	P64	P65	P66	P67
don't	0	0	0								
care	0	0	1				Dort (DCO	to D67)			
	0	1	0				Port (P60	10 P67)			
	0	1	1								
	1	0	0	A16	A17	P62	P63	P64	P65	P66	P67
	1	0	1			A18	A19				
	1	1	0					A20	A21		
	1	1	1						·	A22	A23


For details of the operating mode selection by the MODE0 to MODE3 pins, refer to **3.3.2 Operating** mode specification.

In ROMless modes 0 or 1, or single-chip mode 1, the MM0 to MM3 bits are initialized to $111\times$ at system reset, enabling the external expansion mode. External expansion can be disabled by programming the MM0 to MM3 bits and setting the port mode.

Remark x: don't care

12.3.8 Port 7

Port 7 is an 8-bit input-only port in which all the pins are fixed to the input mode.




In addition to input port pins, the port 7 pins can also operate as analog inputs for the A/D converter in the control mode.

Although these port pins function alternately as analog input pins (ANI0 to ANI7), the port and analog input pins cannot be switched. By reading the port, the state of each pin can be read.

Port		Control Mode	Remark	Block Type
Port 7	Port 7 P70 to P77 ANI0 to ANI7		Analog input for A/D converter	G

12.3.9 Port 8

Port 8 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 8 pins can also operate as chip select signal outputs, row address strobe signal outputs for DRAM, and read/write strobe signal outputs for external I/O when in the control mode.

	Port	Control Mode	Remark	Block Type
Port 8			Chip select signal output Row address signal output	0
	P84	CS4/RAS4/IOWR	Chip select signal output Row address signal output Write strobe signal output	P
	P85	CS5/RAS5/IORD	Chip select signal output Row address signal output Read strobe signal output	
	P86, P87	CS6/RAS6, CS7/RAS7	Chip select signal output Row address signal output	0

The port 8 I/O mode is set using the port 8 mode register (PM8), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the port 8 mode control register (PMC8).

(a) Port 8 mode register (PM8)



(b) Port 8 mode control register (PMC8)

This register can be read/written in 8-bit or 1-bit units.

7 6 5 4 3 2 0 1 After reset Address PMC83 PMC8 PMC87 PMC86 PMC85 PMC84 PCM82 PMC81 PMC80 Note FFFFF050H

Note Single-chip mode 0: 00H Single-chip mode 1: FFH ROMless mode 0, 1: FFH

Bit position	Bit name	Function
7	PMC87	Port Mode Control Sets operating mode of P87 pin. 0: I/O port mode 1: CS7/RAS7 output mode
6	PMC86	Port Mode Control Sets operating mode of P86 pin. 0: I/O port mode 1: CS6/RAS6 output mode
5	PMC85	Port Mode Control Sets operating mode of P85 pin in combination with PCS8 register. 0: I/O port mode 1: CS5/RAS5 output mode/IORD output mode
4	PMC84	Port Mode Control Sets operating mode of P84 pin in combination with PCS8 register. 0: I/O port mode 1: CS4/RAS4 output mode/IOWR output mode
3	PMC83	Port Mode Control Sets operating mode of P83 pin. 0: I/O port mode 1: CS3/RAS3 output mode
2	PMC82	Port Mode Control Sets operating mode of P82 pin. 0: I/O port mode 1: CS2/RAS2 output mode
1	PMC81	Port Mode Control Sets operating mode of P81 pin. 0: I/O port mode 1: CS1/RAS1 output mode
0	PMC80	Port Mode Control Sets operating mode of P80 pin. 0: I/O port mode 1: CS0/RAS0 output mode

(c) Port/control select register 8 (PCS8)

This register can be read/written in 8-bit or 1-bit units. However, all the bits except for bits 5 and 4 are fixed to 0, so writing 1 to these bits is ignored.


	7	6	5	4	3	2	1	0		
PCS8	0	0	PCS85	PCS84	0	0	0	0	Address FFFFF590H	After reset 00H

Bit position	Bit name	Function
5	PCS85	Port Control Select Specifies the operating mode when pin P85 is in the control mode. 0: CS5/RAS5 output mode 1: IORD output mode
4	PCS84	Port Control Select Specifies the operating mode when pin P84 is in the control mode. 0: CS4/RAS4 output mode 1: IOWR output mode

Caution When the port mode is specified by the PMC8 register, the settings of this register are ignored.

12.3.10 Port 9

Port 9 is an 8-bit I/O port in which input and output can be specified in 1-bit units.




In addition to I/O port pins, the port 9 pins can also operate as control signal outputs and bus hold control signal output for external memory expansion in the control mode (external expansion mode).

★ In single-chip mode 1 and ROMless modes 0 and 1, port 9 is in the control mode in the initial state. Connect the HLDRQ pin to HVDD via a resistor when it is not used. When using HLDRQ pin in the port mode, fix to high level until HLDRQ pin is switched to port mode.

	Port	Control Mode	Remark	Block Type
Port 9	P90	LWR/LCAS	Control signal output in memory	0
	P91	ŪWR/ŪCAS	expansion	
	P92	RD		
	P93	WE		
	P94	BCYST		
	P95	ŌĒ		
	P96	HLDAK	Bus hold acknowledge signal output	
	P97	HLDRQ	Bus hold request signal input	Н

The port 9 I/O mode is set using the port 9 mode register (PM9), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the port 9 mode control register (PMC9).

(a) Port 9 mode register (PM9)



(b) Port 9 mode control register (PMC9)

This register can be read/written in 8-bit or 1-bit units.

7 6 5 4 3 2 0 1 After reset Address PMC93 PMC9 PMC97 PMC96 PMC95 PMC94 PCM92 PMC91 PMC90 FFFFF052H Note


Note Single-chip mode 0: 00H Single-chip mode 1: FFH

ROMless mode 0, 1: FFH

Bit position	Bit name	Function
7	PMC97	Port Mode Control Sets operating mode of P97 pin. 0: I/O port mode 1: HLDRQ input mode
6	PMC96	Port Mode Control Sets operating mode of P96 pin. 0: I/O port mode 1: HLDAK output mode
5	PMC95	Port Mode Control Sets operating mode of P95 pin. 0: I/O port mode 1: OE output mode
4	PMC94	Port Mode Control Sets operating mode of P94 pin. 0: I/O port mode 1: BCYST output mode
3	PMC93	Port Mode Control Sets operating mode of P93 pin. 0: I/O port mode 1: WE output mode
2	PMC92	Port Mode Control Sets operating mode of P92 pin. 0: I/O port mode 1: RD output mode
1	PMC91	Port Mode Control Sets operating mode of P91 pin. 0: I/O port mode 1: UWR/UCAS output mode
0	PMC90	Port Mode Control Sets operating mode of P90 pin. 0: I/O port mode 1: LWR/LCAS output mode

12.3.11 Port 10

Port 10 is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port 10 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt input, and DMA (terminal count) output pins in the control mode.


(1) Operation in control mode

	Port Control Mode		Remark	Block Type
Port 10	P100	TO120	Real-time pulse unit (RPU) output	A
	P101	TO121		
	P102	TCLR12	Real-time pulse unit (RPU) input	В
	P103	TI12		
	P104 to P107	INTP120/TC0 to INTP123/TC3	External interrupt input DMA (terminal count) output	К


(2) I/O mode/control mode setting

The port 10 I/O mode is set using the port 10 mode register (PM10), and control mode is set using the port 10 mode control register (PMC10) and port/control select register 10 (PCS10).

(a) Port 10 mode register (PM10)



(b) Port 10 mode control register (PMC10)



Bit position	Bit name	Function
7 to 4	PMC10n (n = 7 to 4)	Port Mode Control Sets operating mode of P10n pin in combination with PCS10 register. 0: Input/output port mode 1: External interrupt request (INTP123 to INTP120) input mode/DMA terminal signal (TC3 to TC0) output mode
3	PMC103	Port Mode Control Sets operating mode of P103 pin. 0: I/O port mode 1: TI12 input mode
2	PMC102	Port Mode Control Sets operating mode of P102 pin. 0: I/O port mode 1: TCLR12 input mode
1	PMC101	Port Mode Control Sets operating mode of P101 pin. 0: I/O port mode 1: TO121 output mode
0	PMC100	Port Mode Control Sets operating mode of P100 pin. 0: I/O port mode 1: TO120 output mode

(c) Port/control select register 10 (PCS10)

This register can be read/written in 8-bit or 1-bit units. However, bits 3 to 0 are fixed to 0, so writing 1 to these bits is ignored.


	7	6	5	4	3	2	1	0		
PCS10	PCS107	PCS106	PCS105	PCS104	0	0	0	0	Address FFFFF594H	After reset 00H

Bit position	Bit name	Function
7	PCS107	Port Control Select Specifies the operating mode when pin P107 is in the control mode. 0: INTP123 input mode 1: TC3 output mode
6	PCS106	Port Control Select Specifies the operating mode when pin P106 is in the control mode. 0: INTP122 input mode 1: TC2 output mode
5	PCS105	Port Control Select Specifies the operating mode when pin P105 is in the control mode. 0: INTP121 input mode 1: TC1 output mode
4	PCS104	Port Control Select Specifies the operating mode when pin P104 is in the control mode. 0: INTP120 input mode 1: TC0 output mode

Caution When the port mode is specified by the PMC10 register, the settings of this register are ignored.

12.3.12 Port 11

Port 11 is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port 11 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt request input, and serial interface (CSI3) I/O pins in the control mode.

	Port	Control Mode	Remark	Block Type
Port 11	P110	TO140	Real-time pulse unit (RPU) output	Α
	P111	TO141		
	P112	TCLR14	Real-time pulse unit (RPU) input	В
	P113	TI14		
	P114	INTP140	External interrupt input	
	P115	INTP141/SO3	External interrupt input	К
	P116	INTP142/SI3	Serial interface (CSI3) I/O	М
	P117	INTP143/SCK3		N

The port 11 I/O mode is set using the port 11 mode register (PM11), and control mode is set using the port 11 mode control register (PMC11) and port/control select register 11 (PCS11).

(a) Port 11 mode register (PM11)

	7	6	5	4	3	2	1	0		
PM11	PM117	PM116	PM115	PM114	PM113	PM112	PM111	PM110	Address FFFFF036H	After reset FFH
Bit p	osition	Bit	name	Function						
7	to 0	PM11n (n = 7 to 0)		Port Mode Sets P11n pin in input/output mode. 0: Output mode (output buffer on) 1: Input mode (output buffer off)						

(b) Port 11 mode control register (PMC11)

This register can be read/written in 8-bit or 1-bit units.

PMC11 PMC116 PMC115 PMC114 PMC113 PMC112 PMC111 PMC110 Address FFFF056H O0H

Bit position	Bit name	Function
7 to 5	PMC11n (n = 7 to 5)	Port Mode Control Sets operating mode of P11n pin in combination with PCS11 register. 0: I/O port mode 1: External interrupt request (INTP143 to INTP141) input mode/CSI3 (SCK3, SI3, SO3) I/O mode
4	PMC114	Port Mode Control Sets operating mode of P114 pin. 0: I/O port mode 1: INTP140 input mode
3	PMC113	Port Mode Control Sets operating mode of P113 pin. 0: I/O port mode 1: TI14 input mode
2	PMC112	Port Mode Control Sets operating mode of P112 pin. 0: I/O port mode 1: TCLR14 input mode
1	PMC111	Port Mode Control Sets operating mode of P111 pin. 0: I/O port mode 1: TO141 output mode
0	PMC110	Port Mode Control Sets operating mode of P110 pin. 0: I/O port mode 1: TO140 output mode

(c) Port/control select register 11 (PCS11)

This register can be read/written in 8-bit or 1-bit units. However, except for bit 5, all bits are fixed to 0, so writing 1 to these bits is ignored.


	7	6	5	4	3	2	1	0		
PCS11	0	0	PCS115	0	0	0	0	0	Address FFFFF596H	After reset 00H

Bit position	Bit name	Function
5	PCS115	Port Control Select Specifies the operating mode when pins P117 to P115 are in the control mode. 0: INTP143 input mode (P117) INTP142 input mode (P116) INTP141 input mode (P115) 1: SCK3 I/O mode (P117) SI3 input mode (P116) SO3 output mode (P115)

Caution When the port mode is specified by the PMC11 register, the settings of this register are ignored.

12.3.13 Port 12

Port 12 is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port 12 pins can also operate as real-time pulse unit (RPU) I/O, external interrupt request input, and A/D converter external trigger input pins in the control mode.

(1) Operation in control mode


	Port	Control Mode	Remark	Block Type
Port 12	P120	TO150	Real-time pulse unit (RPU) output	Α
	P121	TO151		
	P122	TCLR15	Real-time pulse unit (RPU) input	В
	P123	TI15		
	P124 to P126	INTP150 to INTP152	External interrupt input	
	P127	INTP153/ADTRG	External interrupt input/AD converter external trigger input	

(2) I/O mode/control mode setting

The port 12 I/O mode is set using the port 12 mode register (PM12), and control mode is set using the port 12 mode control register (PMC12).


(a) Port 12 mode register (PM12)

This register can be read/written in 8-bit or 1-bit units.



(b) Port 12 mode control register (PMC12)

This register can be read/written in 8-bit or 1-bit units.




Bit position	Bit name	Function
7	PMC127	Port Mode Control Sets operating mode of P127 pin. 0: I/O port mode 1: External interrupt request (INTP153) input mode/ A/D converter external trigger (ADRTG) input mode ^{Note}
6 to 4	PMC12n (n = 6 to 4)	Port Mode Control Sets operating mode of P12n pin. 0: I/O port mode 1: External interrupt request (INTP152 to INTP150) input mode
3	PMC123	Port Mode Control Sets operating mode of P123 pin. 0: I/O port mode 1: TI15 input mode
2	PMC122	Port Mode Control Sets operating mode of P122 pin. 0: I/O port mode 1: TCLR15 input mode
1	PMC121	Port Mode Control Sets operating mode of P121 pin. 0: I/O port mode 1: TO151 output mode
0	PMC120	Port Mode Control Sets operating mode of P120 pin. 0: I/O port mode 1: TO150 output mode

Note If the TRG bit of the A/D converter mode register (ADM1) is set in the external trigger mode when bit PMC127 = 1, it functions as an A/D converter external trigger input (ADTRG).

12.3.14 Port A

Port A is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port A pins can also operate as an address bus for external memory expansion in the control mode (external expansion mode).

(1) Operation in control mode


	Port	Control Mode	Remark	Block Type	
Port A	PA0 to PA7 A0 to A7		Address bus for memory expansion	F	

(2) I/O mode/control mode setting

The port A I/O mode is set using the port A mode register (PMA), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM: refer to 3.4.6 (1)).

(a) Port A mode register (PMA)

This register can be read/written in 8-bit or 1-bit units.



(b) Operating mode of port A

	Bit of MM	l Register		Operating Mode							
ММЗ	MM2	MM1	MMO	PA0	PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7						PA7
don't	0	0	0		Port (PA0 to PA7)						
care	0	0	1								
	0	1	0	1							
	0	1	1								
	1	0	0			Ad	ddress bus	(A0 to A7)			
	1	0	1								
	1	1	0								
	1	1	1								


For details of the operating mode selection by the MODE0 to MODE3 pins, refer to **3.3.2 Operating** mode specification.

In ROMless modes 0 or 1, or single-chip mode 1, the MM0 to MM3 bits are initialized to $111\times$ at system reset, enabling the external expansion mode. If MM0 to MM3 are set to $000\times$ by the program, the port mode can be changed to, but the subsequent external instruction cannot be fetched from the data bus.

Remark ×: don't care

12.3.15 Port B

Port B is an 8-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port B pins can also operate as an address bus for external memory expansion in the control mode (external expansion mode).

(1) Operation in control mode


	Port	Control Mode	Remark	Block Type
Port B	PB0 to PB7	A8 to A15	Address bus for memory expansion	F

(2) I/O mode/control mode setting

The port B I/O mode is set using the port B mode register (PMB), and control mode (external expansion mode) is set using the mode specification pins (MODE0 to MODE3) and the memory expansion mode register (MM: refer to 3.4.6 (1)).

(a) Port B mode register (PMB)

This register can be read/written in 8-bit or 1-bit units.



(b) Operating mode of port B

Bit of MM Register				Operating Mode							
ММЗ	MM2	MM1	MMO	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
don't	0	0	0				Port (PB0	to PB7)			
care	0	0	1	A8	A9	A10	A11	PB4	PB5	PB6	PB7
	0	1	0					A12	A13	ľ	
	0	1	1							A14	A15
	1	0	0								
	1	0	1								
	1	1	0								
	1	1	1								


For details of the operating mode selection by the MODE0 to MODE3 pins, refer to **3.3.2 Operating** mode specification.

In ROMless modes 0 or 1, or single-chip mode 1, the MM0 to MM3 bits are initialized to $111\times$ at system reset, enabling the external expansion mode. If MM0 to MM3 are set to $000\times$ by the program, the port mode can be changed to, but the subsequent external instruction cannot be fetched from the data bus. Also, if MM0 to MM3 are set to 100x or 010x, the subsequent external address output from port B is disabled.

Remark ×: don't care

12.3.16 Port X

Port X is a 3-bit I/O port in which input and output can be specified in 1-bit units.



In addition to I/O port pins, the port X pins can also operate as DRAM refresh request signal output, wait control input, and internal system clock output pins in the control mode. The lower 5 bits of port X are always undefined in the case of 8-bit access.

★ In single-chip mode 1 and ROMless modes 0 and 1, port X is in the control mode in the initial state. Connect the WAIT pin to HVDD via a resistor when it is not used. When using WAIT pin in the port mode, fix to high level until WAIT pin is switched to port mode.

(1) Operation in control mode


Port		Control Mode	Remark	Block Type
Port X	PX5	REFRQ	DRAM refresh request signal output	Α
	PX6	WAIT	Wait control input	L
	PX7 CLKOUT		Internal system clock output	A

(2) I/O mode/control mode setting

The port X I/O mode is set using the port X mode register (PMX), and control mode is set using the port X mode control register (PMCX).

(a) Port X mode register (PMX)

This register is write-only, in 8-bit units. However, the lower 5 bits are fixed to 1 by hardware, so writing 0 to these bits is ignored.



Bit position	Bit name	Function
7 to 5	PMXn (n = 7 to 5)	Port Mode Sets PXn pin in input/output mode. 0: Output mode (output buffer on) 1: Input mode (output buffer off)

Caution Do not change the port mode using a bit manipulation instruction (CLR1, NOT1, SET1, TST1).

(b) Port X mode control register (PMCX)

This register is write-only, in 8-bit units. However, the lower 5 bits are fixed to 0 by hardware, so writing 1 to these bits is ignored.

3 0 1 Address After reset **PMCX** PMCX7 PMCX6 PMCX5 0 0 0 0 0 Note FFFFF45AH

Note Single-chip mode 0: 00H Single-chip mode 1: E0H ROMless mode 0, 1: E0H

Bit Position	Bit Name	Function
7	PMCX7	Port Mode Control Sets operating mode of PX7 pin. 0: I/O port mode 1: CLKOUT output mode
6	PMCX6	Port Mode Control Sets operating mode of PX6 pin. 0: I/O port mode 1: WAIT input mode
5	PMCX5	Port Mode Control Sets operating mode of PX5 pin. 0: I/O port mode 1: REFRQ output mode

Caution Do not change the operating mode using a bit manipulation instruction (CLR1, NOT1, SET1, TST1).

CHAPTER 13 RESET FUNCTIONS

When a low-level signal is input to the RESET pin, a system reset is effected and the hardware is initialized.

When the RESET signal level changes from low to high, the reset state is released and program execution is started. Register contents must be initialized as required in the program.

13.1 Features

The reset pin ($\overline{\text{RESET}}$) incorporates a noise eliminator which uses analog delay (\cong 60 ns) to prevent malfunction due to noise.

13.2 Pin Functions

During a system reset, most pins (all but the CLKOUT^{Note}, RESET, X2, HV_{DD}, V_{DD}, V_{SS}, CV_{DD}, CV_{SS}, AV_{DD}, AV_{SS}, and AV_{REF} pins) enter the high-impedance state. Therefore, when memory is connected externally, a pull-up or pull-down resistor must be connected to the specified pins of ports 4, 5, 6, 8, 9, A, B, and X. If no resister is connected there, memory contents may be lost when these pins enter the high-impedance state. For the same reason, the output pins of the internal peripheral I/O functions and output ports should be handled in the same manner.


Note In ROMless modes 0 and 1, and in single-chip mode 1, the CLKOUT signal is output even during reset. In single-chip mode 0, the CLKOUT signal is not output until the PMCX register is set.

Table 13-1 shows the operating state of each output and I/O pin during reset.

Table 13-1. Operating State of Each Pin During Reset

	Pin Name	Pin State					
		When in Single- Chip Mode 0	When in Single- Chip Mode 1	When in ROM- less Mode 1			
D0 to D7, A0 to A23, $\overline{\text{CS0}}$ to $\overline{\text{CS7}}$, $\overline{\text{RAS0}}$ to $\overline{\text{RAS7}}$, $\overline{\text{LCAS}}$, $\overline{\text{LWR}}$, $\overline{\text{UCAS}}$, $\overline{\text{UWR}}$, $\overline{\text{RD}}$, $\overline{\text{WE}}$, $\overline{\text{BCYST}}$, $\overline{\text{OE}}$, $\overline{\text{HLDAK}}$, $\overline{\text{REFRQ}}$		(Port mode)	High impedance				
D8 to D15	D8 to D15		High impedance (Port mode)				
WAIT, HLDRQ		(Port mode)	(Input)				
CLKOUT		(Port mode)	Operating				
Port pins	Ports 0 to 3, 10 to 12	(Input)					
	Ports 4, 6, 8, 9, A, B, X		(Control mode)				
	Port 5	(Input)	(Control mode)		(Input)		


(1) Acknowledgement of the reset signal



reset release timing by the RESET signal.

(2) Reset during power on

In the reset operation during power on (when the power is turned on), in accordance with the low-level width of the RESET signal, it is necessary to secure an oscillation stabilization time of 10 ms or greater from power rise until the acknowledgement of the reset.



13.3 Initialization

The initial values of the CPU, internal RAM and internal peripheral I/O after reset are shown in Table 13-2. Initialize the contents of each register as necessary during program operation. Particularly, the registers shown below are related to system settings, so set them as necessary.

- O Power-save control register (PSC): Sets the functions of pins X1 and X2, the operation of the CLKOUT pin, etc.
- O Data wait control register (DWC): Sets the number of data wait states.

Table 13-2. Initial Values of CPU, Internal RAM, and Internal Peripheral I/O After Reset (1/2)

1	nternal Hardware	Register Name	Initial Value After Reset
CPU	Program registers	General-purpose register (r0)	00000000H
		General-purpose registers (r1 to r31)	Undefined
		Program counter (PC)	00000000H
	System registers	Status saving register during interrupt (EIPC, EIPSW)	Undefined
		Status saving register during NMI (FEPC, FEPSW)	Undefined
		Interrupt control register (ECR)	00000000H
		Program status word (PSW)	00000020H
		Status saving register during CALLT execution (CTPC, CTPSW)	Undefined
		Status saving register during exception trap (DBPC, DBPSW)	Undefined
		CALLT base pointer (CTBP)	Undefined
Internal	RAM	_	Undefined
Internal	peripheral I/O	Command register (PRCMD)	Undefined
	Bus control	Data wait control register (DWC1)	FFFFH
	functions	Data wait control register (DWC2)	FFH
		Bus cycle control register (BCC)	5555H
		Bus cycle type configuration register (BCT)	0000H
		Bus size configuration register (BSC)	5555H/0000H
	Memory control	DRAM configuration registers (DRC0 to DRC3)	3FC1H
	functions	DRAM type configuration register (DTC)	0000H
		Page ROM configuration register (PRC)	E0H
		Refresh control registers (RFC0 to RFC3)	0000H
		Refresh wait control register (RWC)	00H
	DMA functions	Control registers (DADC0 to DADC3)	0000H
		Source address registers (DSA0H to DSA3H, DSA0L to DSA3L)	Undefined
		Channel control registers (DCHC0 to DCHC3)	00H
		Destination address registers (DDA0H to DDA3H, DDA0L to DDA3L)	Undefined
		Trigger factor registers (DTFR0 to DTFR3)	00H
		Byte count registers (DBC0 to DBC3)	Undefined
		Flyby transfer data wait control register (FDW)	00H
		DMA disable status register (DDIS)	00H
		DMA restart register (DRST)	00H
	Interrupt/exception	In-service priority register (ISPR)	00H
	control functions	External interrupt mode registers (INTM0 to INTM6)	00H
		Interrupt control registers (OVIC10 to OVIC15, CMIC40, CMIC41, P10IC0 to P10IC3, P11IC0 to P11IC3, P12IC0 to P12IC3, P13IC0 to P13IC3, P14IC0 to P14IC3, P15IC0 to P15IC3, DMAIC0 to DMAIC3, CSIC0 to CSIC3, SEIC0, STIC0, SRIC0, SRIC1, SEIC1, STIC1, ADIC)	47H

Table 13-2. Initial Values of CPU, Internal RAM, and Internal Peripheral I/O After Reset (2/2)

Int	ternal Hardware	Register Name	Initial Value After Reset
Internal	Clock generator	System status register (SYS)	0000000×B
peri-	functions	Clock control register (CKC)	00H
pheral I/O		Power-save control register (PSC)	00H
	Timer/counter functions	Capture/compare registers (CC100 to CC103, CC110 to CC113, CC120 to CC123, CC130 to CC133, CC140 to CC143, CC150 to CC153)	Undefined
		Compare registers (CM40, CM41)	Undefined
		Timer overflow status register (TOVS)	00H
		Timer control register (TMC10 to TMC15, TMC40, TMC41)	00H
		Timer unit mode register (TUM10 to TUM15)	0000H
		Timers (TM10 to TM15, TM40, TM41)	0000H
		Timer output control registers (TOC10 to TOC15)	00H
	Serial interface	Asynchronous serial interface status registers (ASIS0, ASIS1)	00H
	functions	Asynchronous serial interface mode registers (ASIM00, ASIM10)	80H
		Asynchronous serial interface mode registers (ASIM01, ASIM11)	00H
		Receive buffers (RXB0, RXB1, RXB0L, RXB1L)	Undefined
		Transmit shift registers (TXS0, TXS1, TXS0L, TXS1L)	Undefined
		Clocked serial interface mode registers (CSIM0 to CSIM3)	00H
		Serial I/O shift registers (SIO0 to SIO3)	Undefined
		Baud rate generator compare registers (BRGC0 to BRGC2)	Undefined
		Baud rate generator prescaler mode registers (BPRM0 to BPRM2)	00H
	A/D converters	Mode register (ADM0)	00H
		Mode register (ADM1)	07H
		A/D conversion result registers (ADCR0 to ADCR7, ADCR0H to ADCR7H)	Undefined
	Port functions	Ports (P0 to P12, PA, PB, PX)	Undefined
		Port/control select registers (PCS0, PCS1, PCS3, PCS8, PCS10, PCS11)	00H
		Mode registers (PM0 to PM12, PMA, PMB, PMX)	FFH
		Mode control registers (PMC0, PMC1, PMC3, PMC10 to PMC12)	00H
		Mode control register (PMC2)	01H
		Mode control registers (PMC8, PCM9)	00H/FFH
		Mode control register (PMCX)	00H/E0H
		Memory expansion mode register (MM)	00H/07H/0FH

Caution "Undefined" in the above table is undefined during power-on reset, or undefined as a result of data destruction when $\overline{\text{RESET}}$ is input and the data write timing has been synchronized. For other resets, data is held in the same state it was in before the $\overline{\text{RESET}}$ operation.

Remark ×: Undefined

CHAPTER 14 FLASH MEMORY (µPD70F3102, 70F3102A)

The μ PD70F3102 and 70F3102A are V850E/MS1 on-chip flash memory products with a 128 KB flash memory. In the instruction fetch to this flash memory, 4 bytes can be accessed by a single clock, just as in the mask ROM versions.

Writing to flash memory can be performed with the device mounted on the target system (on board). A dedicated flash programmer is connected to the target system to perform writing.

The following can be considered as the development environment and applications of flash memory.

- Software can be altered after the V850E/MS1 is solder-mounted on the target system.
- · Small-scale production of various models is made easier by differentiating software.
- · Data adjustment in starting mass production is made easier.

14.1 Features

- 4-byte/1-clock access (in instruction fetch access)
- · All area one-shot erase
- · Erase in 4 KB block units
- · Communication through serial interface from the dedicated flash programmer
- Erase/write voltage: VPP = 7.8 V
- On-board programming
- · Number of rewrites: 100 times (target)

14.2 Writing by Flash Programmer

Writing can be performed either on-board or off-board by the dedicated flash programmer.

(1) On-board programming

The contents of the flash memory are rewritten after the V850E/MS1 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash programmer.


(2) Off-board programming

Writing to flash memory is performed by the dedicated program adapter (FA Series), etc., before mounting the V850E/MS1 on the target system.

Remark The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.

14.3 Programming Environment

The following shows the environment required for writing programs to the flash memory of the V850E/MS1.




A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI0 is used for the interface between the dedicated flash programmer and the V850E/MS1 to perform writing, erasing, etc. A dedicated program adapter (FA Series) is required for off-board writing.

14.4 Communication System


(1) **UARTO**

Transfer rate: 4,800 to 76,800 bps (LSB first)



(2) CSI0

Transfer rate: up to 10 Mbps (MSB first)



The dedicated flash programmer outputs the transfer clock, and the V850E/MS1 operates as a slave.


14.5 Pin Handling

When performing on-board writing, install a connector on the target system to connect to the dedicated flash programmer. Also, install a function on-board to switch from the normal operation mode (single-chip modes 0 and 1 or ROMless modes 0 and 1) to the flash memory programming mode.

When switched to the flash memory programming mode, all the pins not used for the flash memory programming become the same status as that immediately after reset in single-chip mode 0. Therefore, all the ports become output high-impedance status, so that pin handling is required when the external device does not acknowledge the output high-impedance status.

14.5.1 MODE3/VPP pin

In the normal operation mode, 0 V is input to the MODE3/VPP pin. In the flash memory programming mode, 7.8 V writing voltage is supplied to the MODE3/VPP pin. The following shows an example of the connection of the MODE3/VPP pin.



14.5.2 Serial interface pins


The following shows the pins used by each serial interface.

Serial Interface	Pins Used
CSI0	SO0, SI0, SCK0
UART0	TXD0, RXD0

When connecting a dedicated flash programmer to a serial interface pin that is connected to other devices on-board, care should be taken to avoid the conflict of signals and the malfunction of other devices, etc.


(1) Conflict of signals

When connecting a dedicated flash programmer (output) to a serial interface pin (input) which is connected to another device (output), conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.



(2) Malfunction of other device


When connecting a dedicated flash programmer (output or input) to a serial interface pin (input or output) connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or set so that the input signal to the other device is ignored.



14.5.3 RESET pin

When connecting the reset signals of the dedicated flash programmer to the RESET pin that is connected to the reset signal generator on-board, conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When reset signal is input from the user system during the flash memory programming mode, programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.



14.5.4 NMI pin

Do not change the signal input to the NMI pin in the flash memory programming mode. If the NMI pin is changed in the flash memory programming mode, the programming may not be performed correctly.

14.5.5 MODE0 to MODE2 pins

If MODE0 to MODE2 are set as follows and a write voltage (7.8 V) is applied to the MODE3/VPP pin and reset is released, these pins change to the flash memory programming mode.

MODE0: Low-level input
 MODE1: High-level input
 MODE2: Low-level input

14.5.6 Port pin

When the flash memory programming mode is set, all the port pins except the pins which communicate with the dedicated flash programmer become output high-impedance status. No handling is required for these port pins. If problems such as disabling the output high-impedance status should occur in the external devices connected to the port, connect them to V_{DD} or V_{SS} via resistors.

14.5.7 WAIT pin

Input high- or low-level signals relative to HVDD to the WAIT pin.

14.5.8 Other signal pins

Connect X1, X2, and AVREF to the same status as that in the normal operation mode.


14.5.9 Power supply

Supply the same power supply (VDD, HVDD, VSS, AVDD, AVSS, CVDD, and CVSS) as that in normal operation mode. Connect VDD and GND of the dedicated flash programmer to VDD and VSS. (VDD of the dedicated flash programmer is provided with a power supply monitoring function.)

14.6 Programming Method

14.6.1 Flash memory control

The following shows the procedure for manipulating the flash memory.




14.6.2 Flash memory programming mode

When rewriting the contents of flash memory using the dedicated flash programmer, set the V850E/MS1 in the flash memory programming mode. When switching modes, set the MODE0 to MODE2 and MODE3/VPP pins before releasing reset.

When performing on-board writing, change modes using a jumper, etc.

MODE0: Low-level input
MODE1: High-level input
MODE2: Low-level input
MODE3/VPP: 7.8 V



14.6.3 Selection of communication mode

In the V850E/MS1, a communication mode is selected by inputting pulses (16 pulses max.) to the VPP pin after switching to the flash memory programming mode. The VPP pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.

 VPP Pulse
 Communication Mode
 Remarks

 0
 CSI0
 V850E/MS1 performs slave operation, MSB first

 8
 UARTO
 Communication rate: 9600 bps (after reset), LSB first


 Other
 RFU (reserved)
 Setting prohibited

Table 14-1. List of Communication Modes

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the V_{PP} pulse.

14.6.4 Communication command

The V850E/MS1 communicates with the dedicated flash programmer by means of commands. A command sent from the dedicated flash programmer to the V850E/MS1 is called a "command". The response signal sent from the V850E/MS1 to the dedicated flash programmer is called a "response command".



The following shows the commands for flash memory control of the V850E/MS1. All of these commands are issued from the dedicated flash programmer, and the V850E/MS1 performs the various processing corresponding to the commands.

Category	Command Name	Function
Verify	One-shot verify command	Compares the contents of the entire memory and the input data.
Erase	One-shot erase command	Erases the contents of the entire memory.
	Write-back command	Writes back the contents that were over-erased.
Blank check	One-shot blank check command	Checks the erase state of the entire memory.
Data write	High-speed write command	Writes data according to the specified write address and the number of bytes to be written, and executes a verify check.
	Continuous write command	Writes data from the address following the high- speed write command executed immediately before, and executes a verify check.
System setting and control	Status read out command	Acquires the status of operations.
	Oscillation frequency setting command	Sets the oscillation frequency.
	Erasing time setting command	Sets the erasing time of one-shot erase.
	Writing time setting command	Sets the writing time of data write.
	Write-back time setting command	Sets the write-back time.
	Baud rate setting command	Sets the baud rate when using UART0.
	Silicon signature command	Reads outs the silicon signature information.
	Reset command	Escapes from each state.

The V850E/MS1 sends back response commands to the commands issued from the dedicated flash programmer. The following shows the response commands the V850E/MS1 sends out.

Response Command Name	Function
ACK (acknowledge)	Acknowledges command/data, etc.
NAK (not acknowledge)	Acknowledges illegal command/data, etc.

APPENDIX A CAUTIONS

A.1 Restriction on Execution of sld Instruction

A.1.1 Description

When interrupt servicing (including NMI) is generated during execution of an sld instruction that reads from the external memory space, the read value may be written to a different register to that specified by the sld instruction.

A.1.2 Non-applicable conditions

This restriction does not apply in either of the following cases.

- (1) When the load target of the sld instruction is internal memory (including internal RAM)
- (2) When an interrupt is disabled before and after the sld instruction and an NMI is not used

A.1.3 Countermeasures

The countermeasures for this restriction are shown below.

(1) Assembler

Change all sld instructions that access external memory to ld instructions.

(2) NEC compiler

Do not assign data that specifies assignment to the tidata section to a section, or change the assignment from the tidata section to the sidata section, etc. (these countermeasures generate codes that do not use the sld instruction).

(3) GHS compiler

The malfunction can be avoided by using the following two countermeasures because the execution of the sld instruction is not repeated.

- (a) Specify the "-Z1412" option at compilation.

 When the "-OS" option is used, use the "-Z1412" and "-inline_prologue" options.
- (b) Avoid using a TDA (Tiny Data Area) function pragma.
 When the TDA area is used, specify the "-notda" option, which invalidates the definition of the TDA area at compilation, or delete all definitions of the TDA area from the source code.

(4) OS (RX850, RX850PRO)

Use the OS (RX850, RX850PRO) under either of the following conditions.

- Set the stack area to internal RAM area only.
- · Avoid using an NMI interrupt.

A.2 Restriction When sst Instruction and Branch Instruction Are Contiguous

A.2.1 Description

If the access target of the sst/st instruction (<1>) is an external memory, and an sst instruction (<2>) and bound instruction (<3>) follow contiguously after that as shown below, the branch destination instruction may not be executed correctly.

This malfunction occurs both in an instruction fetch from internal memory (including RAM) and in an instruction fetch from external memory.

- <1> sst/st instruction (access for external memory)
 - : Any instruction string other than sst/st instruction (0 or more)
- <2> sst instruction
- <3> bcond (bc, be, bge, bgt, bh, bl, ble, blt, bn, bnc, bne, bnh, bnl, bnv, bnz, bp, br, bsa, bv, bz) instruction

A.2.2 Countermeasures

The countermeasures for this restriction are shown below.

(1) Assembler

This restriction can be avoided by using either of the following countermeasures.

- · Replace the sst instruction immediately before the boond instruction with an st instruction
- Insert a nop instruction between the boond instruction and immediately preceding sst instruction

(2) NEC compiler

This restriction can be avoided by specifying the following options at compilation in version V2.41 or later.

· Workaround option for ca850

-Wa, -p

· Workaround option for as850

-p

(3) GHS compiler

This restriction can be avoided by using the following two countermeasures to stop the sst instruction being output.

(a) Specify the "-Z1412" option at compilation.

When the "-OS" option is used, use the "-Z1412" and "-inline_prologue" options.

(b) Avoid using a TDA (Tiny Data Area) function pragma.

When the TDA area is used, specify the "-notda" option, which invalidates the definition of the TDA area at compilation, or delete all definitions of the TDA area from the source code.

Remark The countermeasure for GHS compiler is the same as the countermeasure in A.1 Restriction on Execution of sld Instruction.

APPENDIX B REGISTER INDEX

(1/8)

Register Symbol	Register Name	Unit	Page
ADCR0	A/D conversion result register 0	ADC	312
ADCR0H	A/D conversion result register 0H	ADC	312
ADCR1	A/D conversion result register 1	ADC	312
ADCR1H	A/D conversion result register 1H	ADC	312
ADCR2	A/D conversion result register 2	ADC	312
ADCR2H	A/D conversion result register 2H	ADC	312
ADCR3	A/D conversion result register 3	ADC	312
ADCR3H	A/D conversion result register 3H	ADC	312
ADCR4	A/D conversion result register 4	ADC	312
ADCR4H	A/D conversion result register 4H	ADC	312
ADCR5	A/D conversion result register 5	ADC	312
ADCR5H	A/D conversion result register 5H	ADC	312
ADCR6	A/D conversion result register 6	ADC	312
ADCR6H	A/D conversion result register 6H	ADC	312
ADCR7	A/D conversion result register 7	ADC	312
ADCR7H	A/D conversion result register 7H	ADC	312
ADIC	Interrupt control register	INTC	209
ADM0	A/D converter mode register 0	ADC	309
ADM1	A/D converter mode register 1	ADC	311
ASIM00	Asynchronous serial interface mode register 00	UART0	278
ASIM01	Asynchronous serial interface mode register 01	UART0	278
ASIM10	Asynchronous serial interface mode register 10	UART1	278
ASIM11	Asynchronous serial interface mode register 11	UART1	278
ASIS0	Asynchronous serial interface status register 0	UART0	282
ASIS1	Asynchronous serial interface status register 1	UART1	282
BCC	Bus cycle control register	BCU	110
BCT	Bus cycle type configuration register	BCU	98
BPRM0	Baud rate generator prescaler mode register 0	BRG0	305
BPRM1	Baud rate generator prescaler mode register 1	BRG1	305
BPRM2	Baud rate generator prescaler mode register 2	BRG2	305
BRGC0	Baud rate generator compare register 0	BRG0	304
BRGC1	Baud rate generator compare register 1	BRG1	304
BRGC2	Baud rate generator compare register 2	BRG2	304
BSC	Bus size configuration register	BCU	101

(2/8)

Register Symbol	Register Name	Unit	Page
CC100	Capture/compare register 100	RPU	243
CC101	Capture/compare register 101	RPU	243
CC102	Capture/compare register 102	RPU	243
CC103	Capture/compare register 103	RPU	243
CC110	Capture/compare register 110	RPU	243
CC111	Capture/compare register 111	RPU	243
CC112	Capture/compare register 112	RPU	243
CC113	Capture/compare register 113	RPU	243
CC120	Capture/compare register 120	RPU	243
CC121	Capture/compare register 121	RPU	243
CC122	Capture/compare register 122	RPU	243
CC123	Capture/compare register 123	RPU	243
CC130	Capture/compare register 130	RPU	243
CC131	Capture/compare register 131	RPU	243
CC132	Capture/compare register 132	RPU	243
CC133	Capture/compare register 133	RPU	243
CC140	Capture/compare register 140	RPU	243
CC141	Capture/compare register 141	RPU	243
CC142	Capture/compare register 142	RPU	243
CC143	Capture/compare register 143	RPU	243
CC150	Capture/compare register 150	RPU	243
CC151	Capture/compare register 151	RPU	243
CC152	Capture/compare register 152	RPU	243
CC153	Capture/compare register 153	RPU	243
CKC	Clock control register	CG	224
CM40	Compare register 40	RPU	244
CM41	Compare register 41	RPU	244
CMIC40	Interrupt control register	INTC	208
CMIC41	Interrupt control register	INTC	208
CSIC0	Interrupt control register	INTC	208
CSIC1	Interrupt control register	INTC	208
CSIC2	Interrupt control register	INTC	208
CSIC3	Interrupt control register	INTC	208
CSIM0	Clocked serial interface mode register 0	CSI0	292
CSIM1	Clocked serial interface mode register 1	CSI1	292
CSIM2	Clocked serial interface mode register 2	CSI2	292
CSIM3	Clocked serial interface mode register 3	CSI3	292

(3/8)

Register Symbol	Register Name	Unit	Page
СТВР	CALLT base pointer	CPU	65
CTPC	Status saving register during CALLT execution	CPU	65
CTPSW	Status saving register during CALLT execution	CPU	65
DADC0	DMA addressing control register 0	DMAC	160
DADC1	DMA addressing control register 1	DMAC	160
DADC2	DMA addressing control register 2	DMAC	160
DADC3	DMA addressing control register 3	DMAC	160
DBC0	DMA byte count register 0	DMAC	159
DBC1	DMA byte count register 1	DMAC	159
DBC2	DMA byte count register 2	DMAC	159
DBC3	DMA byte count register 3	DMAC	159
DBPC	Status saving register during exception trap	CPU	65
DBPSW	Status saving register during exception trap	CPU	65
DCHC0	DMA channel control register 0	DMAC	162
DCHC1	DMA channel control register 1	DMAC	162
DCHC2	DMA channel control register 2	DMAC	162
DCHC3	DMA channel control register 3	DMAC	162
DDA0H	DMA destination address register 0H	DMAC	157
DDA0L	DMA destination address register 0L	DMAC	158
DDA1H	DMA destination address register 1H	DMAC	157
DDA1L	DMA destination address register 1L	DMAC	158
DDA2H	DMA destination address register 2H	DMAC	157
DDA2L	DMA destination address register 2L	DMAC	158
DDA3H	DMA destination address register 3H	DMAC	157
DDA3L	DMA destination address register 3L	DMAC	158
DDIS	DMA disable status register	BCU	165
DMAIC0	Interrupt control register	INTC	208
DMAIC1	Interrupt control register	INTC	208
DMAIC2	Interrupt control register	INTC	208
DMAIC3	Interrupt control register	INTC	208
DRC0	DRAM configuration register 0	BCU	131
DRC1	DRAM configuration register 1	BCU	131
DRC2	DRAM configuration register 2	BCU	131
DRC3	DRAM configuration register 3	BCU	131
DRST	DMA restart register	BCU	165
DSA0H	DMA source address register 0H	DMAC	155
DSA0L	DMA source address register 0L	DMAC	156

(4/8)

Register Symbol	Register Name	Unit	Page
DSA1H	DMA source address register 1H	DMAC	155
DSA1L	DMA source address register 1L	DMAC	156
DSA2H	DMA source address register 2H	DMAC	155
DSA2L	DMA source address register 2L	DMAC	156
DSA3H	DMA source address register 3H	DMAC	155
DSA3L	DMA source address register 3L	DMAC	156
DTC	DRAM type configuration register	BCU	134
DTFR0	DMA trigger factor register 0	DMAC	163
DTFR1	DMA trigger factor register 1	DMAC	163
DTFR2	DMA trigger factor register 2	DMAC	163
DTFR3	DMA trigger factor register 3	DMAC	163
DWC1	Data wait control register 1	BCU	106
DWC2	Data wait control register 2	BCU	106
ECR	Interrupt source register	CPU	65
EIPC	Status saving register during interrupt	CPU	65
EIPSW	Status saving register during interrupt	CPU	65
FDW	Flyby transfer data wait control register	BCU	166
FEPC	Status saving register during NMI	CPU	65
FEPSW	Status saving register during NMI	CPU	65
INTM0	External interrupt mode register 0	INTC	199
INTM1	External interrupt mode register 1	INTC	212
INTM2	External interrupt mode register 2	INTC	212
INTM3	External interrupt mode register 3	INTC	212
INTM4	External interrupt mode register 4	INTC	212
INTM5	External interrupt mode register 5	INTC	212
INTM6	External interrupt mode register 6	INTC	212
ISPR	In-service priority register	INTC	209
MM	Memory expansion mode register	Port	80
OVIC10	Interrupt control register	INTC	208
OVIC11	Interrupt control register	INTC	208
OVIC12	Interrupt control register	INTC	208
OVIC13	Interrupt control register	INTC	208
OVIC14	Interrupt control register	INTC	208
OVIC15	Interrupt control register	INTC	208
P0	Port 0	Port	363
P1	Port 1	Port	366
P2	Port 2	Port	369

(5/8)

Register Symbol	Register Name	Unit	Page
P3	Port 3	Port	372
P4	Port 4	Port	375
P5	Port 5	Port	377
P6	Port 6	Port	379
P7	Port 7	Port	381
P8	Port 8	Port	382
P9	Port 9	Port	386
P10	Port 10	Port	389
P10IC0	Interrupt control register	INTC	208
P10IC1	Interrupt control register	INTC	208
P10IC2	Interrupt control register	INTC	208
P10IC3	Interrupt control register	INTC	208
P11	Port 11	Port	392
P11IC0	Interrupt control register	INTC	208
P11IC1	Interrupt control register	INTC	208
P11IC2	Interrupt control register	INTC	208
P11IC3	Interrupt control register	INTC	208
P12	Port 12	Port	396
P12IC0	Interrupt control register	INTC	208
P12IC1	Interrupt control register	INTC	208
P12IC2	Interrupt control register	INTC	208
P12IC3	Interrupt control register	INTC	208
P13IC0	Interrupt control register	INTC	208
P13IC1	Interrupt control register	INTC	208
P13IC2	Interrupt control register	INTC	208
P13IC3	Interrupt control register	INTC	208
P14IC0	Interrupt control register	INTC	208
P14IC1	Interrupt control register	INTC	208
P14IC2	Interrupt control register	INTC	208
P14IC3	Interrupt control register	INTC	208
P15IC0	Interrupt control register	INTC	208
P15IC1	Interrupt control register	INTC	208
P15IC2	Interrupt control register	INTC	208
P15IC3	Interrupt control register	INTC	208
PA	Port A	Port	398
РВ	Port B	Port	400
PC	Program counter	CPU	64

(6/8)

Register Symbol	Register Name	Unit	Page
PCS0	Port/control select register 0	Port	365
PCS1	Port/control select register 1	Port	368
PCS3	Port/control select register 3	Port	375
PCS8	Port/control select register 8	Port	385
PCS10	Port/control select register 10	Port	391
PCS11	Port/control select register 11	Port	395
PM0	Port 0 mode register	Port	363
PM1	Port 1 mode register	Port	366
PM2	Port 2 mode register	Port	370
PM3	Port 3 mode register	Port	373
PM4	Port 4 mode register	Port	376
PM5	Port 5 mode register	Port	378
PM6	Port 6 mode register	Port	380
PM8	Port 8 mode register	Port	383
PM9	Port 9 mode register	Port	387
PM10	Port 10 mode register	Port	389
PM11	Port 11 mode register	Port	393
PM12	Port 12 mode register	Port	396
PMA	Port A mode register	Port	398
PMB	Port B mode register	Port	400
PMC0	Port 0 mode control register	Port	364
PMC1	Port 1 mode control register	Port	367
PMC2	Port 2 mode control register	Port	371
PMC3	Port 3 mode control register	Port	374
PMC8	Port 8 mode control register	Port	384
PMC9	Port 9 mode control register	Port	388
PMC10	Port 10 mode control register	Port	390
PMC11	Port 11 mode control register	Port	394
PMC12	Port 12 mode control register	Port	397
PMCX	Port X mode control register	Port	404
PMX	Port X mode register	Port	403
PRC	Page ROM configuration register	BCU	126
PRCMD	Command register	CPU	94
PSC	Power-save control register	CPU	228
PSW	Program status word	CPU	65
PX	Port X	Port	402
r0 to r31	General-purpose register	CPU	64

(7/8)

Register Symbol	Register Name	Unit	Page
RFC0	Refresh control register 0	BCU	145
RFC1	Refresh control register 1	BCU	145
RFC2	Refresh control register 2	BCU	145
RFC3	Refresh control register 3	BCU	145
RWC	Refresh wait control register	BCU	148
RXB0	Receive buffer 0 (9 bits)	UART0	283
RXB0L	Receive buffer 0L (lower 8 bits)	UART0	283
RXB1	Receive buffer 1 (9 bits)	UART1	283
RXB1L	Receive buffer 1L (lower 8 bits)	UART1	283
SEIC0	Interrupt control register	INTC	208
SEIC1	Interrupt control register	INTC	208
SIO0	Serial I/O shift register 0	CSI0	294
SIO1	Serial I/O shift register 1	CSI1	294
SIO2	Serial I/O shift register 2	CSI2	294
SIO3	Serial I/O shift register 3	CSI3	294
SRIC0	Interrupt control register	INTC	208
SRIC1	Interrupt control register	INTC	209
STIC0	Interrupt control register	INTC	208
STIC1	Interrupt control register	INTC	209
SYS	System status register	CPU	95
TM10	Timer 10	RPU	242
TM11	Timer 11	RPU	242
TM12	Timer 12	RPU	242
TM13	Timer 13	RPU	242
TM14	Timer 14	RPU	242
TM15	Timer 15	RPU	242
TM40	Timer 40	RPU	244
TM41	Timer 41	RPU	244
TMC10	Timer control register 10	RPU	248
TMC11	Timer control register 11	RPU	248
TMC12	Timer control register 12	RPU	248
TMC13	Timer control register 13	RPU	248
TMC14	Timer control register 14	RPU	248
TMC15	Timer control register 15	RPU	248
TMC40	Timer control register 40	RPU	250
TMC41	Timer control register 41	RPU	250
TOC10	Timer output control register 10	RPU	251

(8/8)

Register Symbol	Register Name		Page	
TOC11	Timer output control register 11	RPU	251	
TOC12	Timer output control register 12	RPU	251	
TOC13	Timer output control register 13	RPU	251	
TOC14	Timer output control register 14	RPU	251	
TOC15	Timer output control register 15	RPU	251	
TOVS	Timer overflow status register	RPU	252	
TUM10	Timer unit mode register 10		245	
TUM11	Timer unit mode register 11		245	
TUM12	Timer unit mode register 12		245	
TUM13	Timer unit mode register 13	RPU	245	
TUM14	Timer unit mode register 14		245	
TUM15	Timer unit mode register 15	RPU	245	
TXS0	Transmit shift register 0 (9 bits)	UART0	284	
TXS0L	Transmit shift register 0L (lower 8 bits)	UART0	284	
TXS1	Transmit shift register 1 (9 bits)	UART1	284	
TXS1L	Transmit shift register 1L (lower 8 bits)	UART1	284	

APPENDIX C INSTRUCTION SET LIST

C.1 General Examples

(1) Register symbols used to describe operands

Register Symbol	Explanation
reg1	General-purpose registers (r0 to r31): Used as source registers.
reg2	General-purpose registers (r0 to r31): Used mainly as destination registers.
reg3	General-purpose registers (r0 to r31): Used mainly to store the remainders of division results and the higher 3 bits of multiplication results.
immX	X bit immediate
dispX	X bit displacement
regID	System register number
bit#3	3-bit data for specifying the bit number
ер	Element pointer (r30)
cccc	4-bit data indicating the condition code
vector	5-bit data specifying the trap vector (00H to 1FH)
listX	X item register list

(2) Register symbols used to describe opcodes

Register Symbol	Explanation				
R	1-bit data of a code that specifies reg1 or regID				
r	1-bit data of the code that specifies reg2				
w	1-bit data of the code that specifies reg3				
d	1-bit displacement data				
i	1-bit immediate data				
cccc	4-bit data indicating the condition code				
bbb	3-bit data for specifying the bit number				
L	1-bit data specifying a register list				

(3) Register symbols used in operation (1/2)

Register Symbol	Explanation
←	Input for
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read data from address a until size b.
store-memory (a, b, c)	Write data b in address a to size c.
load-memory-bit (a, b)	Read bit b of address a.

(3) Register symbols used in operation (2/2)

Register Symbol	Explanation
store-memory-bit (a, b, c)	Write bit b of address a to c.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, n ≥ 7FFFFFFH, let it be 7FFFFFFH. n ≤ 80000000H, let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Half-word	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
II	Bit concatenation
×	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Register symbols used in an execution clock

Register Symbol	Explanation
i : issue	If executing another instruction immediately after executing the first instruction.
r : repeat	If repeating execution of the same instruction immediately after executing the first instruction.
I : latency	If referring to the results of instruction execution immediately after execution using another instruction.

(5) Register symbols used in flag operations

Identifier	Explanation				
(Blank)	No change				
0	Clear to 0				
Х	Set or cleared in accordance with the results.				
R	Previously saved values are restored.				

(6) Condition codes

Condition Name (cond)	Condition Code (cccc)	Condition Formula	Explanation
V	0 0 0 0	OV = 1	Overflow
NV	1 0 0 0	OV = 0	No overflow
C/L	0 0 0 1	CY = 1	Carry Lower (Less than)
NC/NL	1 0 0 1	CY = 0	No carry Not lower (Greater than or equal)
Z/E	0 0 1 0	Z = 1	Zero Equal
NZ/NE	1 0 1 0	Z = 0	Not zero Not equal
NH	0 0 1 1	(CY or Z) = 1	Not higher (Less than or equal)
Н	1 0 1 1	(CY or Z) = 0	Higher (Greater than)
N	0 1 0 0	S = 1	Negative
Р	1 1 0 0	S = 0	Positive
Т	0 1 0 1	_	Always (Unconditional)
SA	1 1 0 1	SAT = 1	Saturated
LT	0 1 1 0	(S xor OV) = 1	Less than signed
GE	1 1 1 0	(S xor OV) = 0	Greater than or equal signed
LE	0 1 1 1	((S xor OV) or Z) = 1	Less than or equal signed
GT	1 1 1 1	$((S \times OV) \text{ or } Z) = 0$	Greater than signed

C.2 Instruction Set (in Alphabetical Order)

(1/6)

Mnemonic	Operand	Opcode	Operation			Execution Clocks			Flags				
					i	r	ı	CY	ΟV	S	Z	SAT	
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×		
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(ir	mm5)	1	1	1	×	×	×	×		
ADDI	imm16,reg1,reg2	rrrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(ir	mm16)	1	1	1	×	×	×	×		
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×		
ANDI	imm16,reg1,reg2	rrrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	nd(imm16)	1	1	1		0	0	×		
Bcond	disp9	ddddd1011dddcccc	if conditions are satisfied	When conditions	2	2	2						
		Note 1	then PC←PC+sign-extend(disp9)	are satisfied	Note 2	Note 2	Note 2						
				When conditions are not satisfied	1	1	1						
BSH	reg2,reg3	rrrrr11111100000	GR[reg3]←GR[reg2] (23 : 16) II GR	[reg2] (31 : 24) II	1	1	1	×	0	×	×		
		wwww01101000010	GR[reg2] (7 : 0) II GR[reg2] (15 : 8)										
BSW	reg2,reg3	rrrrr111111100000	GR[reg3]←GR[reg2] (7 : 0) II GR[re	g2] (15 : 8) II GR	1	1	1	×	0	×	×		
		wwwww01101000000	[reg2] (23:16) GR[reg2] (31:24)										
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW			4	4						
			adr←CTBP+zero-extend(imm6 logic	ally shift left by 1)									
			PC←CTBP+zero-extend(Load-memo	ry(adr,Half-word))									
CLR1	bit#3, disp16[reg1]	10bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16))	3	3	3				×		
		ddddddddddddd	Z flag←Not(Load-memory-bit(adr,t	oit#3))	Note 3	Note 3	Note 3	:					
			Store-memory-bit(adr,bit#3,0)										
	reg2,[reg1]	rrrrr1111111RRRRR	adr←GR[reg1]		3	3	3				×		
		0000000011100100	Z flag←Not(Load-memory-bit(adr,r	eg2))	Note 3	Note 3	Note 3						
			Store-memory-bit(adr,reg2,0)										
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii	if conditions are satisfied		1	1	1						
		wwwww011000ccc0	then GR[reg3]←sign-extended(imm	5)									
			else GR[reg3]←GR[reg2]										
	cccc,reg1,reg2,reg3	rrrrr1111111RRRRR	if conditions are satisfied		1	1	1						
		wwwww011001cccc0	0 then GR[reg3]←GR[reg1]										
			else GR[reg3]←GR[reg2]										
CMP	reg1,reg2	rrrrr001111RRRRR	result-GR[reg2]-GR[reg1]		1	1	1	×	×	×	×		
	imm5,reg2	rrrrr010011iiiii	result—GR[reg2]-sign-extend(imm5)		1	1	1	×	×	×	×		
CTRET		0000011111100000	PC←CTPC		3	3	3	R	R	R	R	R	
		0000000101000100) PSW-CTPSW										
DI		0000011111100000			1	1	1						
		0000000101100000											

(2/6)

	1			1							2/6
Mnemonic	Operand	Opcode	Operation		ecut			F	Flags	6	
				-	Clock		0)/	011		-	C 4 -
DIODOGE	income 5 limited	0000011001::::		N. d	r	l No. 4	CY	OV	S	Z	SAT
DISPOSE	imm5,list12	0000011001iiiiL	sp-sp+zero-extend(imm5 logically shift left by 2)		N+1 Note4						
		LLLLLLLLLL00000	GR[reg in list12]←Load-memory(sp,Word)								
			spcst 0 store above until all race in light 0 is leaded								
ļ	immE list10 [vs a1]	0000011001iiiiL	repeat 2 steps above until all regs in list12 is loaded	N. O	N.O	N+3					
ļ	imm5,list12,[reg1]		sp sp sp+zero-extend(imm5 logically shift left by 2)		Note 4						
		LLLLLLLLLRRRRRR Note 5	GR[reg in list12]←Load-memory(sp,Word)								
		Note 5	sp←sp+4 repeat 2 steps above until all regs in list12 is loaded								
			PC—GR[reg1]								
DIV	reg1,reg2,reg3	rrrrr111111RRRRR	GR[reg2]←GR[reg2]÷GR[reg1]	35	35	35		×	×	×	
DIV	1eg1,1eg2,1eg5	wwwww01011000000	GR[reg3]←GR[reg2]%GR[reg1]	33	33	33		^	^	^	
DIVH	reg1,reg2	rrrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6}	35	35	35		×	×	×	
DIVII			GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6}	+	35						
	reg1,reg2,reg3	rrrrr1111111RRRRR wwwww01010000000		35	33	35		×	×	×	
DIVIUI	**************************************		GR[reg3]←GR[reg2]%GR[reg1] GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6}	24	0.4	04					
DIVHU	reg1,reg2,reg3	rrrrr1111111RRRRR wwwww01010000010		34	34	34		×	×	×	
DIVIL			GR[reg3]—GR[reg2]%GR[reg1]	0.4	0.4	0.4					
DIVU	reg1,reg2,reg3	rrrrr1111111RRRRR	GR[reg2] ← GR[reg2] ÷ GR[reg1]	34	34	34		×	×	×	
		wwwww01011000010	GR[reg3]—GR[reg2]%GR[reg1]		_	_					
EI		1000011111100000	PSW.ID←0	1	1	1					
		0000000101100000		-							
HALT		0000011111100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000	GR[reg3]←GR[reg2](15 : 0) GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
11300	regz,regs	wwwww01101000100	an(regs)(-an(regs)(13.0) ii an(regs) (31.10)	'	'	'	^	U	^	^	
JARL	disp22,reg2	rrrrr11110dddddd	GR[reg2]←PC+4	2	2	2					
JAHL	uispzz,i egz	ddddddddddddddd	PC←PC+sign-extend(disp22)		_	_					
		Note 7	TOTAL OTSIGNERIA (disp22)								
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110ddddd	PC←PC+sign-extend(disp22)	2	2	2					
	u.op	ddddddddddddddd0	1 ex 1 e roigh extenta(alep==)	-	-	-					
		Note 7									
LD.B	disp16[reg1],reg2	rrrrr111000RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	n					
		dddddddddddddd	GR[reg2]←sign-extend(Load-memory(adr,Byte))			Note 9					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	n					
		ddddddddddddddd1	GR[reg2]←zero-extend(Load-memory(adr,Byte))								
		Notes 8, 10				Note11					
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	n					
		dddddddddddddd0	GR[reg2]←sign-extend(Load-memory(adr,Half-								
		Note 8	word))			Note 9					

(3/6)

		I			ı					3/6)		
Mnemonic	Operand	Opcode	Operation			ecut Clock			Flags			
					i	r	I	CY	ov	s	Z	SAT
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR	adr←GR[reg1]+sign-extend(disp16	6)	1	1	n					
		dddddddddddddd1	GR[reg2]←zero-extend(Load-mem	nory(adr,Half-								
		Note 8	word))				Note11					
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR	adr←GR[reg1]+sign-extend(disp16	6)	1	1	n					
		dddddddddddddd1	GR[reg2]←Load-memory(adr,Wor	d)								
		Note 8					Note 9					
LDSR	reg2,regID	rrrrr111111RRRRR	SR[regID]←GR[reg2]	Other than	1	1	1					
		000000000100000		regID=PSW								
		Note 12		regID=PSW				×	×	×	×	×
MOV	reg1,reg2	rrrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(imm5)		1	1	1					
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2					
		1111111111111111										
MOVEA	imm16,reg1,reg2	rrrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)	1	1	1					
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm16 II 0 ¹⁶)	1	1	1					
MUL	reg1,reg2,reg3	rrrrr111111RRRRR	GR[reg3] II GR[reg2]←GR[reg2]xG	GR[reg1]	1	2	2					
		wwww01000100000				Note14						
	imm9,reg2,reg3	rrrrr111111iiii	GR[reg3] II GR[reg2]←GR[reg2]xsign-extend(imm9)		1	2	2					
		wwwww01001IIII00		Note 13		Note14						
MULH	reg1,reg2	rrrrr000111RRRRR	GR[reg2]←GR[reg2] ^{Note 6} xGR[reg1]		1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{Note 6} xsign-exte	nd(imm5)	1	1	2					
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] ^{Note 6} ximm16		1	1	2					
MULU	reg1,reg2,reg3	rrrrr1111111RRRRR	GR[reg3] II GR[reg2]←GR[reg2]xG	GR[reg1]	1	2	2					
		wwww01000100010				Note 14						
	imm9,reg2,reg3	rrrrr111111iiii	GR[reg3] II GR[reg2]←GR[reg2]xz	ero-extend(imm9)	1	2	2					
		wwwww01001IIII10		Note 13		Note 14						
NOP		00000000000000000	Pass at least one clock cycle doing	g nothing.	1	1	1					
NOT	reg1,reg2	rrrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])		1	1	1		0	×	×	
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16	6)	3	3	3				×	
		ddddddddddddd	Z flag←Not(Load-memory-bit(adr,I	bit#3))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,bit#3,Z flag)									
	reg2,[reg1]	rrrrr111111RRRRR	adr←GR[reg1]		3	3	3				×	
		0000000011100010	Z flag←Not(Load-memory-bit(adr,reg2))		Note 3	Note 3	Note 3					
			Store-memory-bit(adr,reg2,Z flag)									
OR	reg1,reg2	rrrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]		1	1	1		0	×	×	

(4/6)

Mnemonic	Operand	Opcode	Operation		cecut			ı	Flags	3	
				i	Clock	is I	CY	ov	S	Z	SAT
ORI	imm16,reg1,reg2	rrrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiL	Store-memory(sp-4,GR[reg in list12],Word)	N+1	N+1	N+1					
		LLLLLLLLLL00001	sp←sp–4	Note 4	Note 4	Note 4					
			repeat 1 step above until all regs in list12 is stored								
			sp←sp-zero-extend(imm5)								_
	list12,imm5,	0000011110iiiiL	Store-memory(sp-4,GR[reg in list12],Word)			N+2					
	sp/imm ^{Note 15}	LLLLLLLLLLff011	sp←sp–4	Note 4	Note 4	Note 4					
		imm16/imm32	repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)	Note17	Note17	Note17					
		Note 16									
RETI		0000011111100000	if PSW.EP=1	3	3	3	R	R	R	R	R
		0000000101000000	then PC ←EIPC								
			PSW ←EIPSW								
			else if PSW.NP=1								
			then PC ←FEPC								
			PSW ←FEPSW								
			else PC ←EIPC								
			PSW ←EIPSW								
SAR	reg1,reg2	rrrrr1111111RRRRR	GR[reg2]←GR[reg2]arithmetically shift right	1	1	1	×	0	×	×	
		000000010100000	by GR[reg1]								<u> </u>
	imm5,reg2	rrrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrrr1111110cccc	if conditions are satisfied	1	1	1					
		0000001000000000	then GR[reg2]←(GR[reg2]Logically shift left by 1)								
			OR 00000001H								
			else GR[reg2]←(GR[reg2]Logically shift left by 1)								
			OR 00000000H								
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5)	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16)	1	1	1	×	×	×	×	×
		11111111111111111									
SATSUBR	reg1,reg2	rrrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrrr1111110cccc	If conditions are satisfied	1	1	1					
		0000000000000000	then GR[reg2]←00000001H								
			else GR[reg2]←00000000H								

(5/6)

Mnemonic	Operand	Operand Opcode Operation Execution				(5/ Flags					
WITCHIOTIC	Орегина	Оросис	Ореганоп		Clock				lago		
				i	r	Ι	CY	ov	s	Z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16)	3	3	3				×	
		ddddddddddddd	Z flag←Not (Load-memory-bit(adr,bit#3))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,bit#3,1)								
	reg2,[reg1]	rrrrr1111111RRRRR	adr←GR[reg1]	3	3	3				×	
		0000000011100000	Z flag←Not(Load-memory-bit(adr,reg2))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,reg2,1)								
SHL	reg1,reg2	rrrrr1111111RRRRR	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×	
		0000000011000000									
	imm5,reg2	rrrrr010110iiiii	R[reg2]←GR[reg2] logically shift left by zero-extend(imm5)		1	1	×	0	×	×	
SHR	reg1,reg2	rrrrr1111111RRRRR	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×	
		000000010000000									
	imm5,reg2	rrrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrrr0110ddddddd	adr←ep+zero-extend(disp7)	1	1	n					
			GR[reg2]←sign-extend(Load-memory(adr,Byte))			Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd	adr←ep+zero-extend(disp4)	1	1	n					
	Note 18		GR[reg2]←zero-extend(Load-memory(adr,Byte))			Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000ddddddd	adr←ep+zero-extend(disp8)	1	1	n					
		Note 19	GR[reg2]←sign-extend(Load-memory(adr,Half-word))			Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd	adr←ep+zero-extend(disp5)	1	1	n					
	Notes 18, 20		GR[reg2]←zero-extend(Load-memory(adr,Half-word))			Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010dddddd0	adr←ep+zero-extend(disp8)	1	1	n					
		Note 21	GR[reg2]←Load-memory(adr,Word)			Note 9					
SST.B	reg2,disp7[ep]	rrrrr0111ddddddd	adr←ep+zero-extend(disp7)	1	1	1					
			Store-memory(adr,GR[reg2],Byte)								
SST.H	reg2,disp8[ep]	rrrrr1001ddddddd	adr←ep+zero-extend(disp8)	1	1	1					
		Note 19	Store-memory(adr,GR[reg2],Half-word)								
SST.W	reg2,disp8[ep]	rrrrr1010dddddd1	adr←ep+zero-extend(disp8)	1	1	1					
		Note 21	Store-memory(adr,GR[reg2],Word)								
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
		ddddddddddddd	Store-memory(adr,GR[reg2],Byte)								
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
		ddddddddddddd0	Store-memory (adr,GR[reg2], Half-word)								
		Note 8									<u> </u>
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
		ddddddddddddd1	Store-memory (adr,GR[reg2], Word)								
		Note 8									
STSR	regID,reg2	rrrrr1111111RRRRR	GR[reg2]←SR[regID]	1	1	1					
		000000001000000									

(6/6)

Mnemonic	Operand	Opcode	Operation		ecuti Clock		n Flags			;	
				i	r	ı	CY	ΟV	s	Z	SAT
SUB	reg1,reg2	rrrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrrr001100RRRRR	GR[reg2]—GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1)	5	5	5					
			PC←(PC+2) + (sign-extend								
			(Load-memory (adr,Half-word)))								
			logically shift left by 1								
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend	1	1	1					
			(GR[reg1] (7:0))								
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend	1	1	1					
			(GR[reg1] (15:0))								
TRAP	vector	00000111111iiii	EIPC ←PC+4 (Return PC)	3	3	3					
		000000100000000	EIPSW ←PSW								
			ECR.EICC ←Interrupt Code								
			PSW.EP ←1								
			PSW.ID ←1								
			PC \leftarrow 00000040H (when vector is 00H to 0FH)								
			00000050H (when vector is 10H to 1FH)								
TST	reg1,reg2	rrrrr001011RRRRR	result—GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16)	3	3	3				×	
		ddddddddddddd	Z flag←Not (Load-memory-bit (adr,bit#3))	Note 3	Note 3	Note 3					
	reg2, [reg1]	rrrrr111111RRRRR	adr←GR[reg1]	3	3	3				×	
		0000000011100110	Z flag←Not (Load-memory-bit (adr,reg2))	Note 3	Note 3	Note 3					
XOR	reg1,reg2	rrrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 clocks if the final instruction includes PSW write access.
- 3. If there are no wait states (3 + the number of read access wait states).
- **4.** N is the total number of list 12 read registers. (According to the number of wait states. Also, if there are no wait states, N is the number of list 12 registers.)
- 5. RRRRR: other than 00000.
- **6.** The lower halfword data only is valid.
- 7. dddddddddddddddddd: The higher 21 bits of disp22.
- 8. dddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- 10. b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

Notes 12. In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.

rrrr = regID specification

RRRR = reg2 specification

13. iiiii: Lower 5 bits of imm9.

IIII: Lower 4 bits of imm9.

- **14.** In the case of r = w (the lower 32 bits of the results are not written in the register) or w = r0 (the higher 32 bits of the results are not written in the register), 1.
- 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
- **16.** ff = 00: Load sp in ep.
 - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
- 17. If imm = imm32, N + 3 blocks.
- 18. rrrrr: Other than 00000.
- 19. ddddddd: Higher 7 bits of disp8.
- 20. dddd: Higher 4 bits of disp5.
- 21. dddddd: Higher 6 bits of disp8.

[A]		BCn0, BCn1 (n = 0 to 7)	110
A/D conversion result registers	312	BCT	98
A/D converter	306	BCYST	51
A/D converter mode register 0	309	Block diagrams of ports	348
A/D converter mode register 1	311	Block transfer mode	172
A/D trigger mode	315	Boundary of memory area	186
A0 to A7	55	Boundary operation conditions	115
A8 to A15	55	BPRM0 to BPRM2	305
A16 to A23	48	BPRn2 to BPRn0 (n = 0 to 2)	305
ADn0 to ADn9 (n = 0 to 7)	312	BRCE0 to BRCE2	305
ADCR0 to ADCR7	312	BRG0 to BRG2	301
ADCR0H to ADCR7H	312	BRGC0 to BRGC2	304
Address/data variable registers	64	BRGn0 to BRGn7 (n = 0 to 2)	304
Address multiplex function	130	BS	309
Address space	69	BSC	101
ADIC	209	BSn0, BSn1 (n = 0 to 7)	101
ADIF	209	BTn0, BTn1 (n = 0 to 7)	98
ADM0	309	Bus access	100
ADM1	311	Bus arbitration for CPU	189
ADMK	209	Bus control function	96
ADPR0 to ADPR2	209	Bus control pins	96
ADTRG	54	Bus cycle control register	110
ALV1n0, ALV1n1 (n = 0 to 5)	251	Bus cycle type configuration register	98
ANI0 to ANI7	48	Bus cycle type control function	98
ANIS0 to ANIS2	309	Bus cycles in which wait function is valid	108
Applications	24	Bus hold function	112
ASIM00, ASIM01, ASIM10, ASIM11	278	Bus hold timing	114
ASIS0, ASIS1	282	Bus priority	115
Assembler-reserved register	64	Bus size configuration register	101
Asynchronous serial interfaces 0, 1	275	Bus sizing function	101
Asynchronous serial interface mode		Bus width	102
registers 00, 01, 10, 11	278	Byte access	102
Asynchronous serial interface status			
registers 0, 1	282	[C]	
AV _{DD}	58	CALLT base pointer	65
AV _{REF}	58	Capture/compare registers 1n0 to 1n3	
AVss	58	(n = 0 to 5)	243
		Capture operation (timer 1)	257
[B]		Cautions (DMA)	189
Basic operation of A/D converter	314	Cautions (RPU)	272
Baud rate generator compare registers 0 to 2	2304	CBR refresh timing	149
Baud rate generator prescaler mode		CBR self-refresh timing	151
registers 0 to 2	305	CC1n0 to CC1n3 (n = 0 to 5)	243
BC0 to BC15	159	CE	309
BCC	110	CE10 to CE15	248

CE40, CE41	250	CSMK0 to CSMK3	208
CES1n0, CES1n1 (n = 0 to 5)	246	CSOT0 to CSOT3	292
CESEL	228	CSPRmn (m = 0 to 3, n = 0 to 2)	208
CG	222	CTBP	65
CH0 to CH3	165	CTPC	65
CKC	224	CTPSW	65
CKDIV0, CKDIV1	224	CTXE0 to CTXE3	292
CKSEL		CV _{DD}	58
CL0, CL1	279	CVss	58
Clearing/starting timer (timer 1)	256	CY	66
CLKOUT			
Clock control register	224	[D]	
Clock generator		D0 to D7	47
Clock generator functions		D8 to D15	
Clock output inhibit mode		DA0 to DA15	
Clock selection		DA16 to DA25	157
Clocked serial interfaces 0 to 3		DAC0n, DAC1n (n = 0 to 3)	
Clocked serial interface mode registers 0 to 3		DAD0, DAD1	
Clocks of DMA transfer		DADC0 to DADC3	
CLSn0, CLSn1 (n = 0 to 3)		Data wait control registers 1, 2	
CM40, CM41		DAW0n, DAW1n (n = 0 to 3)	
CMIC40, CMIC41		DBC0 to DBC3	
CMIF40, CMIF41		DBPC	
CMMK40, CMMK41		DBPSW	
CMPR40n, CMPR41n (n = 0 to 2)		DCHC0 to DCHC3	
CMS1n0 to CMS1n3 (n = 0 to 5)		DCLK0, DCLK1	
Command register		DCm0, DCm1 (m = 0 to 7)	
Compare operation (timer 1)		DDA0 to DDA3	
Compare operation (timer 4)		DDIS	
Compare registers 40, 41		Dedicated baud rate generators 0 to 2	
Control registers (CG)		Direct mode	
Control registers (DMAC)		DMA addressing control registers 0 to 3	
Control registers (RPU)		DMA bus states	
Count clock selection (timer 1)		DMA byte count registers 0 to 3	
Count clock selection (timer 4)		DMA channel control registers 0 to 3	
Count operation (timer 1)		DMA channel priorities	
Count operation (timer 4)		DMA controller	
CPC0n, CPC1n (n = 0 to 3)		DMA destination address registers 0 to 3	
CPU address space		DMA disable status register	
CPU function		DMA functions	
CPU register set		DMA restart register	
CRXE0 to CRXE3		DMA source address registers 0 to 3	
CS		DMA transfer start factors	
CS0 to CS7		DMA trigger factor registers 0 to 3	
CSI0 to CSI3		DMAAK0 to DMAAK3	
CSIC0 to CSIC3		DMAC	
CSIF0 to CSIF3		DMAC bus cycle state transition diagram	
CSIM0 to CSIM3		DMAIC0 to DMAIC3	
	v_		

DMAIF0 to DMAIF3		[F]	
DMAMK0 to DMAMK3	208	FDW	166
DMAPRmn to DMAPRmn ($m = 0$ to 3, $n = 0$ to	2)208	FDW0 to FDW7	166
DMARQ0 to DMARQ3	43	FE0, FE1	282
DRAM access	135	FECC	65
DRAM access during DMA flyby transfer	143	FEPC	65
DRAM connection	129	FEPSW	65
DRAM controller	128	Flash memory	409
DRAM configuration registers 0 to 3	131	Flash memory programming mode	415
DRAM type configuration register	134	Flyby transfer	177
DRC0 to DRC3	131	Flyby transfer data wait control register	166
DRST	165	FR2 to FR0	311
DS	160	Frequency measurement	270
DSA0 to DSA3	155		
DTC	134	[G]	
DTFR0 to DTFR3	163	General-purpose registers	64
DWC1, DWC2	106	Global pointer	
DWn0 to DWn2 (n = 0 to 7)	106	·	
, ,		[H]	
[E]		Halfword access	103
EBS0, EBS1	281	HALT mode	229
Edge detection function		High-speed page DRAM access timing	135
ECLR10 to ECLR15		HLDAK	
ECR		HLDRQ	
EDO DRAM access timing		HV _{DD}	58
EICC			
EIPC		נון	
EIPSW	65	ID	66
Element pointer		IDLE	228
EN0 to EN3		IDLE mode	
ENTO1n0, ENTO1n1 (n = 0 to 5)		Idle state insertion function	
EP		Idle state insertion timing	
ESmn0, ESmn1 (m = 0 to 5, n = 0 to 3)		IFCn5 to IFCn0 (n = 0 to 3)	
ESN0		Illegal opcode definition	
ETI10 to ETI15		Image	
Example of DRAM refresh interval		IMS1n0 to IMS1n3 (n = 0 to 5)	
Example of interval factor settings		In-service priority register	
Exception trap		Initialization	
External bus cycle during DMA transfer		INITO to INIT3	
External expansion mode		INTC	
External interrupt mode registers 1 to 6		Internal block diagram	
External I/O interface		Internal peripheral I/O area	
External memory area		Internal peripheral I/O interface	
External ROM interface		Internal RAM area	
External trigger mode		Internal ROM area	
External wait function		Internal ROM area relocation function	
External wait function	107	Internal HOM area relocation function	
		-	
		Interrupt response time	221

Interrupt source register	65	Normal operation mode	67
Interrupting DMA transfer	184	Notes on operation (A/D converter)	336
Interrupt/exception processing function	190	NP	66
Interrupt/exception table	76	Number of access clocks	100
Interval timer	265		
INTM0	199	[0]	
INTM1 to INTM6	212	<u>OE</u>	51
INTP100 to INTP103	43	One-time single transfer via DMARQ0 to	
INTP110 to INTP113	44	DMARQ3	188
INTP120 to INTP123	52	On-page/off-page judgment	124
INTP130 to INTP133	46	Operating modes	67
INTP140 to INTP143	53	Operation in A/D trigger mode	320
INTP150 to INTP153	54	Operation in external trigger mode	332
INTSER0, INTSER1	285	Operation in timer trigger mode	323
INTSR0, INTSR1	285	Ordering information	24
INTST0, INTST1	285	OST0 to OST5	245
ĪORD	49	OV	66
ĪOWR	50	OVE0, OVE1	282
ISPR	209	Overflow (timer 1)	255
ISPR0 to ISPR7	209	Overflow (timer 4)	262
		OVFn (n = 10 to 15, 40, 41)	252
[L]		OVIC10 to OVIC12	208
LCAS	50	OVIC13 to OVIC15	208
Link pointer	64	OVIF10 to OVIF12	208
LOCK	95	OVIF13 to OVIF15	208
LWR	50	OVMK10 to OVMK12	208
		OVMK13 to OVMK15	208
[M]		OVPR1mn (m = 0 to 2, n = 0 to 2)	208
MA5 to MA3	126	OVPR1mn (m = 3 to 5, n = 0 to 2)	
Maskable interrupts	200	,	
Maskable interrupt status flag	210	[P]	
Maximum response time to DMA request		P0	363
Memory access control function	117	P1	366
Memory block function		P2	369
Memory expansion mode register	80	P3	372
Memory map		P4	375
MM	80	P5	377
MM3 to MM0	81	P6	379
MOD0 to MOD3	292	P7	381
MODE0 to MODE3	57	P8	382
MS	309	P9	386
Multiple interrupt servicing control		P10	
		P11	392
[N]		P12	396
Next address setting function	182	P00 to P07	
NMI		P10 to P17	•
Noise elimination	199, 211	P20 to P27	•
Non-maskable interrupts	•	P30 to P37	•

P40 to P47	47, 375	PCS10	391
P50 to P57	47, 377	PCS11	395
P60 to P67	48, 379	PCS14 to PCS17	368
P70 to P77	48, 381	PCS35	375
P80 to P87	49, 382	PCS84, PCS85	385
P90 to P97	50, 386	PCS104 to PCS107	391
P100 to P107	52, 389	PCS115	395
P110 to P117	53, 392	PE0, PE1	282
P120 to P127	54, 396	Periods in which interrupts are not acknowledged.	221
P10IC0 to P10IC3	208	Peripheral I/O registers	85
P10IF0 to P10IF3	208	Pin configuration	25
P10MK0 to P10MK3	208	Pin functions	33
P10PRmn (m = 0 to 3, n = 0 to 2)	208	Pin I/O circuits	61
P11IC0 to P11IC3	208	Pin I/O circuit types	59
P11IF0 to P11IF3	208	Pin identification	28
P11MK0 to P11MK3	208	Pin status	41
P11PRmn (m = 0 to 3, n = 0 to 2)	208	PLL lockup	225
P12IC0 to P12IC3	208	PLL mode	223
P12IF0 to P12IF3	208	PM0	363
P12MK0 to P12MK3	208	PM1	366
P12PRmn (m = 0 to 3, n = 0 to 2)	208	PM2	370
P13IC0 to P13IC3	208	PM3	373
P13IF0 to P13IF3	208	PM4	376
P13MK0 to P13MK3	208	PM5	378
P13PRmn (m = 0 to 3, n = 0 to 2)	208	PM6	380
P14IC0 to P14IC3	208	PM8	383
P14IF0 to P14IF3	208	PM9	387
P14MK0 to P14MK3	208	PM10 (register)	389
P14PRmn (m = 0 to 3, n = 0 to 2)	208	PM11	393
P15IC0 to P15IC3	208	PM12	396
P15IF0 to P15IF3	208	PM00 to PM07	363
P15MK0 to P15MK3	208	PM10 to PM17 (bit)	366
P15PRmn (m = 0 to 3, n = 0 to 2)	208	PM21 to PM27	370
PA	398	PM30 to PM37	373
PA0 to PA7	55, 398	PM40 to PM47	376
PAE	126	PM50 to PM57	378
PAE0n, PAE1n (n = 0 to 3)	131	PM60 to PM67	380
Page ROM access	127	PM80 to PM87	383
Page ROM configuration register	126	PM90 to PM97	387
Page ROM controller	122	PM100 to PM107	389
PB	400	PM110 to PM117	393
PB0 to PB7	55, 400	PM120 to PM127	396
PC	64	PMA	398
PCS0	365	PMA0 to PMA7	398
PCS04 to PCS07	365	PMB	400
PCS1	368	PMB0 to PMB7	400
PCS3	375	PMC0	364
PCS8	385	PMC1	367

PMC2	371	Port 9 mode control register	388
PMC3	374	Port 10 mode control register	390
PMC8	384	Port 11 mode control register	394
PMC9	388	Port 12 mode control register	397
PMC10 (register)	390	Port X mode control register	404
PMC11	394	Port 0 mode register	
PMC12	397	Port 1 mode register	
PMC00 to PMC07	364	Port 2 mode register	
PMC10 to PMC17 (bit)	367	Port 3 mode register	
PMC22 to PMC27		Port 4 mode register	
PMC30 to PMC37		Port 5 mode register	
PMC80 to PMC87	384	Port 6 mode register	
PMC90 to PMC97	388	Port 8 mode register	
PMC100 to PMC107		Port 9 mode register	
PMC110 to PMC117		Port 10 mode register	
PMC120 to PMC127		Port 11 mode register	
PMCX		Port 12 mode register	
PMCX5 to PMCX7		Port A mode register	
PMX		Port B mode register	
PMX5 to PMX7		Port X mode register	
Port/control select register 0		Power-save control	
Port/control select register 1		Power-save control register	
Port/control select register 3		PRC	
Port/control select register 8		PRCMD	
Port/control select register 10		PRERR	
Port/control select register 11		Priorities of maskable interrupts	
Port 0		PRM1n1 (n = 0 to 5)	
Port 1		PRM4n0, PRM4n1 (n = 0, 1)	
Port 2		Program counter	
Port 3		Program register set	
Port 4	_	Program status word	
Port 5		Programmable wait function	
Port 6		Programming environment	
Port 7		Programming method	
Port 8		PRS1n0, PRS1n1 (n = 0 to 5)	
Port 9		PRS400, PRS410	
Port 10		PRW0 to PRW2	
Port 11		PS00, PS01, PS10, PS11	
Port 12		PSC	
Port A		PSW	
Port B		PWM output	
Port X		PX	
Port functions.		PX5 to PX7	
Port 0 mode control register	_	Pulse width measurement	•
Port 1 mode control register		r dioc width mododrement	200
Port 2 mode control register		[R]	
Port 3 mode control register		r0 to r31	61
Port 8 mode control register		RAS0 to RAS7	
i or o mode control register	504	10100 10 10101	4∂

RCCn0, RCCn1 (n = 0 to 3)	146	Securing oscillation stabilization time	235
RCW0 to RCW2	148	SEIC0, SEIC1	208
RD	51	SEIF0, SEIF1	208
Real-time pulse unit	238	Select mode	316
Receive buffers 0, 0L, 1, 1L	283	Self-refresh functions	150
Reception completion interrupt	285	SEMK0, SEMK1	208
Reception error interrupt	285	SEPR0n, SEPR1n (n = 0 to 2)	208
Recommended connection of unused pins	59	Serial I/O shift registers 0 to 3	294
Refresh control function	145	Serial interface function	274
Refresh control registers 0 to 3	145	SI0, SI1	45
Refresh timing	149	SI2	46
Refresh wait control register	148	SI3	53
REFRQ	56	Single-chip modes 0, 1	67
REG0 to REG7	94	Single-step transfer mode	172
Relationship between analog input voltage and		Single transfer mode	171
A/D conversion results	313	SIO0 to SIO3	294
Relationship between programmable wait and		SIOn0 to SIOn7 (n = 0 to 3)	294
external wait	107	SL0, SL1	279
REN0 to REN3 (DRST register)	165	SO0, SO1	45
RENn (RFCn register) (n = 0 to 3)	145	SO2	46
RESET	58	SO3	53
Reset functions	405	Software exception	214
RFC0 to RFC3	145	Software STOP mode	233
RHC0n, RHC1n (n = 0 to 3)	132	SOT0, SOT1	282
RHD0 to RHD3	132	Specific registers	93
RIn0 to RIn5 (n = 0 to 3)	146	SRAM interface	117
ROMC	122	SRAM connections	117
ROMless modes 0, 1	67	SRIC0, SRIC1	208, 209
RPC0n, RPC1n (n = 0 to 3)	131	SRIF0, SRIF1	208, 209
RRW0, RRW1	148	SRMK0, SRMK1	208, 209
RWC	148	SRPR0n, SRPR1n (n = 0 to 2)	208, 209
RXB0, RXB0L, RXB1, RXB1L	283	SRW2 to SRW0	148
RXBn0 to RXBn7 (n = 0, 1)		Stack pointer	64
RXD0, RXD1		Status saving register during CALLT execu	ution65
RXE0, RXE1	278	Status saving register during exception tra	p65
RXEB0, RXEB1	283	Status saving register during interrupt	=
		Status saving register during NMI	
6]		STG0 to STG3	
S	66	STIC0, STIC1	208, 209
SA0 to SA15	156	STIF0, STIF1	
SA16 to SA25	155	STMK0, STMK1	208, 209
SAD0, SAD1		STP	
SAT		STPR0n, STPR1n (n = 0 to 2)	
Scan mode		SYS	
SCK0, SCK1		System register set	
SCK2		System status register	
SCK3		- ,	
SCLS00. SCLS01. SCLS10. SCLS11			

[T]		Transfer modes	171
TBC	237	Transfer objects	181
TBCS	228	Transfer of misalign data	186
TC0 to TC3	52	Transfer types	173
TC0 to TC3	162	Transmission completion interrupt	285
TCLR10	43	Transmit shift registers 0, 0L, 1, 1L	284
TCLR11	44	TRG2 to TRG0	311
TCLR12	52	Trigger mode	315
TCLR13	46	TTYP	161
TCLR14	53	TUM10 to TUM15	245
TCLR15	54	2-cycle transfer	173
TDIR	161	TXD0, TXD1	45
Terminating DMA transfer	184	TXE0, TXE1	278
TES1n0, TES1n1 (n = 0 to 5)	246	TXED0, TXED1	284
Text pointer	64	TXS0, TXS0L, TXS1, TXS1L	284
TI10	43	TXSn7 to TXSn0 (n = 0, 1)	284
TI11	44		
TI12	52	[U]	
TI13	46	UART0, UART1	275
TI14	53	UCAS	50
TI15	54	ŪWR	50
Time base counter	237		
Timer control registers 10 to 15	248	[V]	
Timer control registers 40, 41	250	V _{DD}	58
Timer output control registers 10 to 15	251	V _{PP}	58
Timer overflow status register	252	Vss	58
Timer trigger mode	315		
Timer unit mode registers 10 to 15	245	[W]	
Timer 1	242	WAIT	56
Timer 1 operation	253	Wait function	106
Timer 4	244	WE	51
Timer 4 operation	262	Word access	103
Timers 10 to 15	242	Wrap-around	71
Timers 40, 41	244	Writing by flash programmer	409
Timer/counter function	238		
TM0, TM1	161	[X]	
TM10 to TM15	242	X1, X2	58
TM40, TM41	244		
TMC10 to TMC15	248	[Z]	
TMC40, TMC41	250	Z	66
TO100, TO101	43	Zero register	64
TO110, TO111	44		
TO120, TO121	52		
TO130, TO131	46		
TO140, TO141	53		
TO150, TO151	54		
TOC10 to TOC15	251		
TOVS	252		

APPENDIX E REVISION HISTORY

The history of revisions up to this edition is shown below. "Applied to:" indicates the chapters to which the revision was applied.

Edition	Revisions from Previous Edition	Applied to:	
5th edition	Modification of 1.4 Ordering Information	CHAPTER 1 INTRODUCTION	
	Modification of 1.5 Pin Configuration (Top View)		
	Modification of description in 2.3 (9) (b) (iii) IORD (I/O read) 3 state output	CHAPTER 2 PIN FUNCTIONS	
	Modification of 3.2 (1) Program register set	CHAPTER 3 CPU FUNCTION	
	Modification of description in 3.2.1 (1) General-purpose registers		
	Modification of Table 3-1 Program Registers		
	Modification of description in 6.5.1 Single transfer mode	CHAPTER 6 DMA FUNCTIONS	
	Modification of description in 7.7 Interrupt Response Time	CHAPTER 7	
Ack	Modification of Figure 7-13 Pipeline Operation at Interrupt Request Acknowledgement (Outline)	INTERRUPT/EXCEPTION PROCESSING FUNCTION	
	Modification of description in 8.3 Input Clock Selection	CHAPTER 8 CLOCK GENERATOR FUNCTIONS	
	Modification of description in 8.3.1 Direct mode		
Addition o	Modification of Table 8-6 Example of Count Time ($\phi = 5 \times fxx$)		
	Addition of description to 11.3 (3) A/D conversion result registers (ADCR0 to ADCR7, ADCR0H to ADCR7H)	CHAPTER 11 A/D CONVERTER	
	Modification of description in 14.6.4 Communication command	CHAPTER 14 FLASH MEMORY	
	Addition of APPENDIX A CAUTIONS	APPENDIX A CAUTIONS	
Add Add Add Add Moo Moo Moo Add Add Add Add Add Add Moo Moo Moo Moo Moo Moo Moo Moo Moo M	Addition of Caution to 7.3.4 Interrupt control register	CHAPTER 7	
	Addition of Caution to 7.3.5 In-service priority register (ISPR)	INTERRUPT/EXCEPTION	
	Modification of 7.3.8 Edge detection function	PROCESSING FUNCTION	
	Addition of 11.2 (10) AVDD pin	CHAPTER 11 A/D CONVERTER	
	Addition of 11.2 (11) AVss pin	ning: 1-Buffer ning: 4-Buffer ing: 4-Channel	
	Modification of Remark in 11.3 (2) A/D converter mode register 1 (ADM1)		
	Modification of Figure 11-3 Select Mode Operation Timing: 1-Buffer Mode (ANI1)		
	Modification of Figure 11-4 Select Mode Operation Timing: 4-Buffer Mode (ANI6)		
	Modification of Figure 11-5 Scan Mode Operation Timing: 4-Channel Scan (ANI0 to ANI3)		
	Modification of 11.7 Operation in External Trigger Mode		
	Modification of 11.8.3 (2) IDLE mode, software STOP mode		
	Addition of 11.8.6 Re-conversion operation in timer 1 trigger mode and external trigger mode		
	Addition of 11.8.7 Supplementary information for A/D conversion time		
	Modification of 12.3.10 Port 9	CHAPTER 12 PORT FUNCTIONS	
	Modification of 12.3.16 Port X		
	Modification of APPENDIX A CAUTIONS	APPENDIX A CAUTIONS	
	Addition of APPENDIX E REVISION HISTORY	APPENDIX E REVISION HISTORY	

[MEMO]



Facsimile Message Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free

Organization

From:		to our customers is complete, but and up-to-date, we readily acce errors may occur. Despite all the ca	pt that are and	
Name		precautions we've taken, you encounter problems in the documer Please complete this form who	ntation eneve	
Company		you'd like to report errors or s improvements to us.	ugges	
Tel.	FAX	-		
Address				
		Thank you for your kind sup	port.	
North America NEC Electronics Inc. Corporate Communications Dept. Fax: +1-800-729-9288 +1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Taiwan NEC Electronics Taiwan Ltd. Fax: +886-2-2719-5951		
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: +82-2-528-4411	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583		
South America NEC do Brasil S.A. Fax: +55-11-6462-6829	P.R. China NEC Electronics Shanghai, Ltd. Fax: +86-21-6841-1137	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608		
I would like to report the follo	wing error/make the following	suggestion:		
·		suggestion.		
Document title:				
Document number:		Page number:		
If possible, please fax the ref	erenced page or drawing.			
Document Rating	Excellent Good	Acceptable Poor	1	
Clarity				
Technical Accuracy				