# International IOR Rectifier

PD-94364D IRF6603 HEXFET® Power MOSFET

pplication Specific MOSFETs	$V_{DSS}$	R <sub>DS(on)</sub> max	Qg
eal for CPU Core DC-DC Converters	30V	$3.4$ m $\Omega@V_{GS} = 10V$	48nC
ow Conduction Losses		$5.5 \text{m}\Omega @V_{GS} = 4.5 \text{V}$	,

J	
s 0	
	DirectF



## Ap

- Ide
- Lo
- High Cdv/dt Immunity
- Low Profile (<0.7 mm)
- Dual Sided Cooling Compatible
- Compatible with existing Surface Mount Techniques

#### Description

The IRF6603 combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of an SO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, IMPROVING previous best thermal resistance by 80%.

The IRF6603 balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6603 has been optimized for parameters that are critical in synchronous buck converters including Rds(on), gate charge and Cdv/dt-induced turn on immunity. The IRF6603 offers particularly low Rds(on) and high Cdv/dt immunity for synchronous FET applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	+20/-12	Ī
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	92	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	27	Α
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	22	Ī
I <sub>DM</sub>	Pulsed Drain Current ①	200	Ī
P <sub>D</sub> @T <sub>A</sub> = 25°C	Power Dissipation ®	3.6	
P <sub>D</sub> @T <sub>A</sub> = 70°C	Power Dissipation ®	2.3	W
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	42	Ī
	Linear Derating Factor	0.029	W/°C
T <sub>J</sub>	Operating Junction and	-40 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		

### Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ④		35	
$R_{\theta JA}$	Junction-to-Ambient <sup>⑤</sup>	12.5		
$R_{\theta JA}$	Junction-to-Ambient ©	20		°C/W
$R_{\theta JC}$	Junction-to-Case ⑦		3.0	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted	1.0		

Notes ① through ⑦ are on page 11

## IRF6603



## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30	_		V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		28		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.4	3.4	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 25A ③
			3.9	5.5	Ī	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.0			V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta TJ$	Gate Threshold Voltage Coefficient		-6.3		mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current			30	μA	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V
				100	Ī	$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 70^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -12V$
gfs	Forward Transconductance	56			S	$V_{DS} = 15V, I_D = 20A$
Q <sub>g</sub>	Total Gate Charge		48	72		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		15.6			$V_{DS} = 15V$
$Q_{gs2}$	Post-Vth Gate-to-Source Charge	_	5.2		nC	$V_{GS} = 4.5V$
$Q_{gd}$	Gate-to-Drain Charge	_	16.1			$I_D = 20A$
$Q_{godr}$	Gate Charge Overdrive		11.1			See Fig. 16
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		21.3			
Q <sub>oss</sub>	Output Charge		28		nC	$V_{DS} = 16V, V_{GS} = 0V$
t <sub>d(on)</sub>	Turn-On Delay Time		20			V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V ③
t <sub>r</sub>	Rise Time		9.9			$I_D = 20A$
t <sub>d(off)</sub>	Turn-Off Delay Time		24		ns	Clamped Inductive Load
t <sub>f</sub>	Fall Time		71			
C <sub>iss</sub>	Input Capacitance		6590			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		1250		pF	V <sub>DS</sub> = 15V
C <sub>rss</sub>	Reverse Transfer Capacitance		520		[	f = 1.0MHz

## **Avalanche Characteristics**

	Parameter	Тур.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>②</sup>		49	mJ
I <sub>AR</sub>	Avalanche Current ①		20	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ①		4.1	mJ

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current	_		25		MOSFET symbol
	(Body Diode)				Α	showing the
I <sub>SM</sub>	Pulsed Source Current			200		integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage		1.0	1.3	V	$T_J = 25^{\circ}C$ , $I_S = 20A$ , $V_{GS} = 0V$ <sup>3</sup>
t <sub>rr</sub>	Reverse Recovery Time		45	68	ns	$T_J = 25^{\circ}C, I_F = 20A$
Q <sub>rr</sub>	Reverse Recovery Charge		60	90	nC	di/dt = 100A/µs ③
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			




Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics

**Fig 4.** Normalized On-Resistance vs. Temperature


IRF6603 International Internat



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area



2.5 (1)  $\frac{1}{1.0}$   $\frac{1}{1.0$ 

**Fig 9.** Maximum Drain Current Vs. Case Temperature

Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

IRF6603 International Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 14a. Switching Time Test Circuit



**Fig 14b.** Switching Time Waveforms www.irf.com




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

### Power MOSFET Selection for Non-Isolated DC/DC Converters

#### **Control FET**

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{\rm ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by:

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms  ${\rm Q_{gs2}}$  and  ${\rm Q_{oss}}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

 $Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $\rm Q_{oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's  $\rm C_{ds}$  and  $\rm C_{dg}$  when multiplied by the power supply input buss voltage.

#### Synchronous FET

The power loss equation for Q2 is approximated by:

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{\text{ds(on)}}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{\rm in}$ . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{\rm gd}/Q_{\rm gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.





Figure A: Q Characteristic

# DirectFET™ Outline Dimension, MT Outline (Medium Size Can, T-Designation).



Note: Controlling dimensions are in mm


	MET	METRIC		ERIAL
CODE	MIN	MAX	MIN	MAX
Α	6.25	6.35	0.246	0.250
В	4.80	5.05	0.189	0.201
С	3.85	3.95	0.152	0.156
D	0.35	0.45	0.014	0.018
Е	0.78	0.82	0.031	0.032
F	0.88	0.92	0.035	0.036
G	1.78	1.82	0.070	0.072
Н	0.98	1.02	0.039	0.040
J	0.63	0.67	0.025	0.026
K	0.88	1.01	0.035	0.039
L	2.46	2.63	0.097	0.104
М	0.59	0.70	0.023	0.028
Ν	0.03	0.08	0.001	0.003

IRF6603


International

TOR Rectifier

DirectFET™ Board Footprint, MT Outline (Medium Size Can, T-Designation).




# DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling
dimensions in mm
Std reel quantity is
4800 parts.
(ordered as IRF6603).
For 1000 parts on 7"
reel, order IRF6603TR1

	DIMENSIONS					
	ME	TRIC	IMP	ERIAL		
CODE	MIN	MAX	MIN	MAX		
Α	330.0	N.C	12.992	N.C		
В	20.2	N.C	0.795	N.C		
С	12.8	13.2	0.504	0.520		
D	1.5	N.C	0.059	N.C		
Ε	100.0	N.C	3.937	N.C		
F	N.C	18.4	N.C	0.724		
G	12.4	14.4	0.488	0.567		
Н	11.9	15.4	0.469	0.606		




	D	IMENZIO	NS	
	ME	TRIC	IMP	ERIAL
CODE	MIN	MAX	MIN	MAX
Α	7.90	8,10	0.311	0.319
В	3.90	4,10	0.154	0.161
С	11.90	12,30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5,30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C	0.059	N.C
Н	1.50	1,60	0.059	0.063

10 www.irf.com

NOTE: CONTROLLING DIMENSIONS IN MM

## DirectFET™ Part Marking



#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25$ °C, L = 0.24mH  $R_G = 25\Omega$ ,  $I_{AS} = 20$ A.
- ③ Pulse width ≤ 400 $\mu$ s; duty cycle ≤ 2%.
- Surface mounted on 1 in. square Cu board.
- ⑤ Used double sided cooling, mounting pad.
- © Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑦ T<sub>C</sub> measured with thermal couple mounted to top (Drain) of part.

Data and specifications subject to change without notice.

This product has been designed and qualified for the Consumer market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.05/03