

March 2013

FQD13N10 / FQU13N10


N-Channel QFET MOSFET

100 V, 10 A, 180 mΩ

Description

This N-Channel enhancement mode power MOSFET is Features produced using Fairchild Semiconductor®'s proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, audio amplifier, DC motor control, and variable switching power applications.

- 10 A, 100 V, $R_{DS(on)}$ = 180 m Ω (Max) @ V_{GS} = 10 $V, I_D = 5.0 A$
- Low Gate Charge (Typ. 12 nC)
- · Low Crss (Typ. 20 pF)
- · 100% Avalanche Tested
- 175°C Maximum Junction Temperature Rating



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | | FQD13N10 / FQU13N10 | Unit |
|-----------------------------------|--|----------|---------------------|------|
| V _{DSS} | Drain-Source Voltage | | 100 | V |
| I _D | Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C) | | 10 | Α |
| | | | 6.3 | Α |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 40 | Α |
| V _{GSS} | Gate-Source Voltage | | ± 25 | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 95 | mJ |
| I _{AR} | Avalanche Current | (Note 1) | 10 | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 4.0 | mJ |
| dv/dt | Peak Diode Recovery dv/dt | (Note 3) | 6.0 | V/ns |
| P_{D} | Power Dissipation (T _A = 25°C) * | | 2.5 | W |
| | Power Dissipation (T _C = 25°C) | | 40 | W |
| | - Derate above 25°C | | 0.32 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +150 | °C |
| T _L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | | 300 | °C |

Thermal Characteristics

| Symbol | Parameter | Тур | Max | Unit |
|-----------------|---|-----|------|------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | | 3.13 | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient * | | 50 | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | | 110 | °C/W |

^{*} When mounted on the minimum pad size recommended (PCB Mount)

| | Parameter | Test Conditions | Min | Тур | Max | Unit |
|--|---|--|------------------|---|---------------------------------|----------------------------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | | | | V |
| ΔBV _{DSS} / ΔT _J | Breakdown Voltage Temperature Coefficient | I _D = 250 μA, Referenced to 25°C | | 0.09 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} = 100 V, V _{GS} = 0 V | | | 1 | μΑ |
| | | V _{DS} = 80 V, T _C = 125°C | | | 10 | μΑ |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 25 V, V _{DS} = 0 V | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| On Cha | aracteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$ | 2.0 | | 4.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} = 10 V, I _D = 5.0 A | | 0.142 | 0.18 | Ω |
| 9 _{FS} | Forward Transconductance | $V_{DS} = 40 \text{ V}, I_D = 5.0 \text{ A}$ (Note 4) | | 6.3 | | S |
| C _{oss} C _{rss} | Output Capacitance Reverse Transfer Capacitance | f = 1.0 MHz | | 100 20 | 130 | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 20 | | |
| | | | | 0 | 25 | pF |
| Switch | ing Characteristics | | | | 25 | pF |
| | ing Characteristics Turn-On Delay Time | V _{DD} = 50 V, I _D = 12.8 A. | | 5 | 25 | pF |
| t _{d(on)} | | $V_{DD} = 50 \text{ V}, I_{D} = 12.8 \text{ A},$ $R_{G} = 25 \Omega$ | | | I. | - |
| t _{d(on)} | Turn-On Delay Time | $R_G = 25 \Omega$ | | 5 | 20 | ns |
| $t_{d(on)}$ t_r $t_{d(off)}$ | Turn-On Delay Time Turn-On Rise Time | | | 5 55 | 20 120 | ns ns |
| $t_{d(on)}$ t_r $t_{d(off)}$ | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time | $R_G = 25 \Omega$ | | 5 55 20 | 20 120 50 | ns ns ns |
| $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time | $R_G = 25 \Omega$ (Note 4, 5) | | 5 55 20 25 | 20 120 50 60 | ns ns ns |
| Switch $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge | $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A},$ | | 5 55 20 25 12 | 20 120 50 60 16 | ns ns ns |
| t _{d(on)} t _r t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd} | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge | $R_{G} = 25 \ \Omega \eqno(Note 4, 5)$ $V_{DS} = 80 \ V, \ I_{D} = 12.8 \ A, \eqno(Note 4, 5)$ $V_{GS} = 10 \ V \eqno(Note 4, 5)$ | | 5 55 20 25 12 2.5 | 20 120 50 60 16 | ns ns ns nc nC |
| $egin{array}{l} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} O_{gd} \\ \hline egin{array}{c} O_{gd} \\ \hline egin{array}{c} O_{gd} \\ \hline O_{gd} \\ \hline egin{array}{c} O_{gd} \\ \hline O_{gd} \\ $ | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge | $R_G = 25~\Omega \label{eq:RG}$ (Note 4, 5) $V_{DS} = 80~V,~I_D = 12.8~A,~V_{GS} = 10~V \label{eq:VDS}$ (Note 4, 5) $N_{CS} = 10~V \label{eq:VDS}$ (Note 4, 5) | | 5 55 20 25 12 2.5 | 20 120 50 60 16 | ns ns ns ns |
| $egin{array}{l} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Drain-S \\ I_S \\ \hline \end{array}$ | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode | $R_{G} = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 80 \ V, I_{D} = 12.8 \ A,$ $V_{GS} = 10 \ V$ (Note 4, 5) $N_{GS} = 10 \ V$ (Note 4, 5) $N_{GS} = 10 \ V$ | | 5 55 20 25 12 2.5 5.1 | 20 120 50 60 16 | ns ns ns nc nC |
| $egin{array}{l} t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{l} Drain-S \\ I_{SM} \\ \hline \end{array}$ | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Diode F | $R_{G} = 25 \ \Omega$ $V_{DS} = 80 \ V, I_{D} = 12.8 \ A,$ $V_{GS} = 10 \ V$ $(Note 4, 5)$ $Note 5$ $Note 6$ $Note 6$ $Note 6$ $Note 6$ $Note 7$ $Note 7$ $Note 7$ $Note 8$ $Note 8$ $Note 9$ | | 5 55 20 25 12 2.5 5.1 | 20 120 50 60 16 | ns ns ns ns nC |
| t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd} | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode | $R_{G} = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 80 \ V, I_{D} = 12.8 \ A,$ $V_{GS} = 10 \ V$ (Note 4, 5) $N_{GS} = 10 \ V$ (Note 4, 5) $N_{GS} = 10 \ V$ | | 5 55 20 25 12 2.5 5.1 | 20 120 50 60 16 | ns ns ns nc nC |

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 1.43mH, I_{AS} = 10A, V_{DD} = 25V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} \leq 12.8A, di/dt \leq 300A/μs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued) 12 (Continued)

-100


-50

Figure 7. Breakdown Voltage Variation vs. Temperature

 T_J , Junction Temperature [°C]

150

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current



Package Dimensions


TO-252 (DPAK) (FS PKG Code 36)







Scale 1:1 on letter size paper Dimensions shown below are in:


Part Weight per unit (gram): 0.33






LAND PATTERN RECOMMENDATION







- NOTES: UNLESS OTHERWISE SPECIFIED

 - UNLESS OTHERWISE SPECIFIED
 ALL DIMENSIONS ARE IN MILLIMETERS.
 THIS PACKAGE CONFORMS TO JEDEC, TO-252,
 ISSUE C, VARIATION AA & AB, DATED NOV. 1999.
 DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-1994.
 HEAT SINK TOP EDGE COULD BE IN CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 DIMENSIONS L3,D,E1&D1 TABLE:
 [OPTION AA JOPTION AB]

| | OPTION AA | OPTION AB |
|----|-----------|-----------|
| L3 | 0.89-1.27 | 1.52-2.03 |
| D | 5.97-6.22 | 5.33-5.59 |
| E1 | 4.32 MIN | 3.81 MIN |
| D1 | 5.21 MIN | 4.57 MIN |

Package Dimensions (Continued) **IPAK** 6.60 ± 0.20 2.30 ± 0.20 5.34 ± 0.20 (0.50) 0.50 ± 0.10 (4.34)(0.50)0.60 ±0.20 0.70 ±0.20 6.10 ± 0.20 0.80 ±0.10 1.80 ± 0.20 9.30 ±0.30 MAX0.96 0.76 ± 0.10 0.50 ± 0.10 2.30TYP 2.30TYP [2.30±0.20] [2.30±0.20]





The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

®

PowerTrench®

Quiet Series™

RapidConfigure™

SMART START™

Programmable Active Droop™

ng our world, 1mW/W/kW at a time™ SignalWise™

PowerXS™

QFET®

QS™

AccuPower™ AX-CAP®* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™

CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™ FACT

 $\tilde{\mathsf{FAST}^{\mathbb{B}}}$ FastvCore™ FFTBench™ FPS™ F-PFS™ FRFET®

Global Power ResourceSM Green Bridge™ Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ OPTOLOGIC®

OPTOPLANAR®

Solutions for Your Success™ SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

SmartMax™

Svnc-Lock™

SYSTEM ®' TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC®

TriFault Detect™ TRUECURRENT®* μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|-----------------------|---|
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. |

Rev. 164