



MC362A


Dual 3-input gate that provides the positive logic "NOR" function, and features an internal bias driver. This gate is available without bias driver as MC362.



SWITCHING TIME TEST CIRCUIT




PROPAGATION DELAY




RISE AND FALL TIME



TYPICAL INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS



ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions				V _{OL} Pin No	V _{OH} Pin No	Ground Pin No	Symbol Pin No in ()	Test Limits						Unit
	V _{CC} = 1%								0°C		+25°C		+75°C		
	V _{OL} Pin No	V _{OH} Pin No	V _I Pin No	V _{EE} Pin No					Min	Max	Min	Max	Min	Max	
Power Supply Brake Current	---	---	---	1.2, 6, 7, 8, 9, 10	---	---	I _q (2)	---	17.7	---	17.0	---	18.4	mAdc	
Input Current	1	---	---	2, 6, 7, 8, 9, 10	---	---	I _q (1)	---	---	---	---	---	---	μAdc	
	8	---	---	1, 2, 7, 8, 9, 10	---	---	I _q (6)	---	---	100	---	---	---	μAdc	
	7	---	---	1, 2, 6, 8, 9, 10	---	---	I _q (7)	---	---	---	---	---	---	μAdc	
	8	---	---	1, 2, 6, 7, 9, 10	---	---	I _q (8)	---	---	---	---	---	---	μAdc	
	9	---	---	1, 2, 6, 7, 8, 10	---	---	I _q (9)	---	---	---	---	---	---	μAdc	
"NOR" Logical "1" Output Voltage	---	---	6	1, 2, 7, 8, 9, 10	---	---	V _O (3)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc	
	---	---	7	1, 2, 6, 8, 9, 10	---	---	V _O (5)	---	---	---	---	---	---	Vdc	
	---	---	8	1, 2, 6, 7, 9, 10	---	---	V _O (5)	---	---	---	---	---	---	Vdc	
	---	---	9	1, 2, 6, 7, 8, 10	---	---	V _O (4)	---	---	---	---	---	---	Vdc	
	---	---	10	1, 2, 6, 7, 8, 9	---	---	V _O (4)	---	---	---	---	---	---	Vdc	
"NOR" Logical "0" Output Voltage	---	6	---	1, 2, 7, 8, 9, 10	---	---	V _O (3)	-1.510	-1.860	-1.465	-1.750	-1.395	-1.730	Vdc	
	---	7	---	1, 2, 6, 8, 9, 10	---	---	V _O (5)	---	---	---	---	---	---	Vdc	
	---	8	---	1, 2, 6, 7, 9, 10	---	---	V _O (5)	---	---	---	---	---	---	Vdc	
	---	9	---	1, 2, 6, 7, 8, 10	---	---	V _O (4)	---	---	---	---	---	---	Vdc	
	---	10	---	1, 2, 6, 7, 8, 9	---	---	V _O (4)	---	---	---	---	---	---	Vdc	
"NOR" Output Voltage Change	---	6	---	1, 2, 7, 8, 9, 10	1⊙	---	ΔV _O (3)	-0.055	---	-0.055	---	-0.065	Volts		
	---	1	---	2, 6, 7, 8, 9, 10	4⊙	---	ΔV _O (4)	-0.055	---	-0.055	---	-0.065	Volts		
"NOR" Inheritance Susceptible Voltage	---	---	---	1, 2, 7, 8, 9, 10	8⊙	---	V _I (3)	-0.51	---	-0.55	---	-0.63	Vdc		
	---	---	---	1, 2, 6, 8, 9, 10	7⊙	---	V _I (5)	---	---	---	---	---	Vdc		
	---	---	---	1, 2, 6, 7, 9, 10	8⊙	---	V _I (5)	---	---	---	---	---	Vdc		
	---	---	---	2, 6, 7, 8, 9, 10	1⊙	---	V _I (4)	---	---	---	---	---	Vdc		
	---	---	---	1, 2, 6, 7, 8, 10	9⊙	---	V _I (4)	---	---	---	---	---	Vdc		
Switching Times	Pulse In	Pulse Out	---	1, 2, 6, 7, 8, 9	10⊙	---	V _I (4)	---	---	---	---	---	---	Vdc	
	---	---	---	1, 2, 6, 7, 8, 9	---	---	V _I (4)	---	---	---	---	---	---	Vdc	
Propagation Delay Time	6	5	---	1, 2, 7, 8, 9, 10	---	---	I _q (5)	6.5	10.5	6.5	10.5	7.5	11.5	ns	
	1	4	---	2, 6, 7, 8, 9, 10	---	---	I _q (6)	8.5	10.5	8.5	10.5	7.5	11.5	ns	
Rise Time	6	5	---	1, 2, 7, 8, 9, 10	---	---	I _q (5)	8.5	11.5	8.5	11.5	10.0	15.0	ns	
	1	4	---	2, 6, 7, 8, 9, 10	---	---	I _q (6)	8.5	11.5	8.5	11.5	10.0	15.0	ns	
Fall Time	6	5	---	1, 2, 7, 8, 9, 10	---	---	I _q (5)	9.0	12.5	9.5	12.5	11.5	15.5	ns	
	1	4	---	2, 6, 7, 8, 9, 10	---	---	I _q (6)	9.0	12.5	9.5	12.5	11.5	15.5	ns	
Pin not listed are left open.	6	5	---	1, 2, 7, 8, 9, 10	---	---	I _q (5)	8.5	14.0	9.0	14.0	11.5	17.0	ns	
	1	4	---	2, 6, 7, 8, 9, 10	---	---	I _q (6)	8.5	14.0	9.0	14.0	11.5	17.0	ns	

Pin not listed are left open.
 ⊙ Input voltage is adjusted to obtain ΔV "NOR" / ΔV = 0. ⊕ Current test conditions: no load = 0, full load = -2.5 mAdc = 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)

