DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86



 $1.1\,$ Scope. This drawing describes device requirements for class B microcircuits in accordance with $1.2.1\,$ of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device type. The device type shall identify the circuit function as follows:

		•	
Device type	Generic number	Circuit function	Access time
01	27S35 82HS187A	1024 x 8 bit registered PROM with programmable INITIALIZE (Asynchronous)	45 ns
02	27S35A 82HS187A	1024 x 8 bit registered PROM with programmable $\overline{\text{INITIALIZE}}$ (Asynchronous)	40 ns
03	27537 82HS189A	1024 x 8 bit registered PROM with programmable INITIALIZE (Synchronous)	45 ns
04	27S37A 82HS189A	1024 x 8 bit registered PROM with programmable INITIALIZE (Synchronous)	40 ns

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
Ĺ	D-9 (24-lead, 1/4" x 1 1/4"), dual-in-line package
K	F-6 (24-lead, 3/8" x 5/8"), flat package
3	C-4 (28-terminal, .450" x .450"), square chip carrier package
X	C-12 (32-terminal, .450" x .550"), rectangular chip carrier package

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	14933	DWG NO. 5962-86706
		REV Å	PAGE 2

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	A 14933		DWG NO. 5962-86706		
			REV		PAGE	3

When a thermal resistance value for this case is included in MIL-M-38510, appendix C, that value

DESC FORM 193A FEB 86

shall supersede the value indicated herein.

- 3.2 Design, construction, and physical dimensions. The design, construction and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
 - 3.2.3 Truth tables.
- 3.2.3.1 Unprogrammed devices. Testing to the applicable truth table, or alternate testing as specified in 4.3.1.d, shall be used for unprogrammed devices for contracts involving no altered item drawing. When testing is required per 4.3 herein, the devices shall be programmed by the manufacturer prior to test in a checkerboard pattern (a minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.
- 3.2.3.2 <u>Programmed devices</u>. The truth table for programmed devices shall be as specified by an altered item drawing.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.9 <u>Processing options</u>. Since the PROM is an unprogrammed memory capable of being programmed by either the manufacturer or the user to result in a wide variety of PROM configurations, two processing options are provided for selection, using an altered item drawing.
- 3.9.1 Unprogrammed PROM delivered to the user. All testing shall be verified through group A testing as defined in 4.3.1(d). It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.9.2 Manufacturer-programmed PROM delivered to the user. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing shall be satisfied by the manufacturer prior to delivery.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			933	NO. DWG NO. 5962-86		
			REV		PAGE	4

	TAB	BLE I. Electrical performance c	haracte	ristics.			
Test	 Symbol 	Conditions -55°C < T _C < +125°C 4.5 Y ≤ Y _{CC} < 5.5 Y (unless otherwise specified)		Group A subgroups 	Lin Min	mits Max	 Unit
Output high voltage	I YOH	V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _{IL} , I _{OH} = -2.0 mA	A11	1, 2, 3	2.4		V
Output low voltage	VOL	V _{CC} = 4.5 V, I _{OL} = 16 mA V _{IN} = V _{IH} or V _{IL}	All	1, 2, 3		0.50	Y
Input high voltage	I V IH	1/ 2/	All	1, 2, 3	2.0		l v
Input low voltage	YIL	1/ 2/	A11	1, 2, 3		0.8	۷
Input clamp voltage	A IC	V _{CC} = 4.5 V, I _{IN} = -18 mA	All	1, 2, 3		-1.2	¥
Input low current	IIL	Y _{CC} = 5.5 Y, Y _{IN} = 0.45 Y	A11	1, 2, 3	l 	 -250 	μ Α
Input high current	IIIH	V _{CC} = 5.5 V, V _{IN} = 5.5 V	A11	1, 2, 3		i 50	 μ A
Output short-circuit current	1 SC		A11	1, 2, 3	-15	-90 	mA
Power supply current	Icc	 V _{CC} = 5.5 V, AYY inputs = GND 	A11	1, 2, 3		185	mA
Output leakage current	ICEX	V _{CC} = 5.5 V, V ₀ = 5.5 V	All	1, 2, 3		60	μА
		V _G = 2.4 V	 A11 	1, 2, 3		-60 I	μA
Functional tests		 See 4.3.1(e)	All	7, 8 i			
Input capacitance	CIN	V _{IN} = 2.0 V, f = 1.0 MHz	All	4		10.0	pF
Output capacitance	COUT	V _{OUT} = 2.0 V, f = 1.0 MHz	A11	4		13.0	pF

See footnotes at end of table.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	code ident. No.			DWG NO. 5962-86706		
			REV /	ı	PAGE	5	


			1	1	Γ -		$\overline{}$
Test	Symbol	Conditions $155^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C} \leq 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} = (\text{unless otherwise specified})$		Group A subgroups 	Li Min	mits Max	Unit
Address to K high, setup time	TAVKH	<u>5</u> /	02, 04	9, 10, 11	40		ns
	<u>i</u>		01, 03	9, 10, 11	45	<u> </u> 	ns
Address to K high, hold time	TKHAX	<u>5</u> /	A11	9, 10, 11	5		ns
Delay from K high to output valid, for initially active	TKHQV1	<u>5</u> /	02, 04	9, 10, 11		25	ns
outputs (high or low)			01, 03	 9, 10, 11 		i ! 30 !	l ns
K pulse width (high or low)	TKHKL,	<u>5</u> /	A11	9, 10, 11	25		ns
GS to K high setup	TGSVKH	<u>5</u> /	All	9, 10, 11	15		ns
GS to K high hold time	TKHGSX	<u>5</u> /	A11	9, 10, 11	5.0		ns
Delay from T low to output valid (high or low) 6/	TILQV	5/	01	9, 10, 11		40	ns
	1		02	9, 10, 11		35	ns
Asynchronous T recovery to K high <u>6</u> /	TIHKH	<u>5</u> /	01, 02	9, 10, 11	25		ns
Asynchronous T pulse width (low) 6/	 TILIH 	<u>5</u> /	01, 02	9, 10, 11	30	-	l ns
IS to K high setup time 7/	TISVKH	<u>5</u> /	03	9, 10, 11	35		ns
	! 		04	9, 10, 11	30		ns
See footnotes at end	of table.			•	·		
MILITARY D	DAM	NC SIZE CODE IDE		DWG NO.			
DEFENSE ELECTRONIC		· · · · 1436	13	5962	-86706		

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO

REV


A


6 PAGE





- 2/ Y_{IL} and Y_{IH} threshold levels are guaranteed for 0.8 Y and 2.0 Y respectively during dc testing. For ac and functional testing Y_{IL} and Y_{IH} limits of -0.2 Y and 4.0 Y are implemented to allow for noise margins needed in a high speed, automated test equipment environment, when fast switching of multiple I/0's is encountered.
- $\frac{3}{2}$ Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 5/ AC tests are performed with input 10 to 90% rise and fall times of 5 ns or less.
- $\underline{6}$ / Applies only when programmable initialize is in the asynchronous operation mode.
- $\overline{2}$ / Applies only when programmable initialize is in the synchronous operation mode.
- 8/ TKHQZ and TGHQZ are measured to the Y_{OH} -0.5 Y and Y_{OL} +0.5 Y output levels respectively. All other switching parameters are tested from and to the 1.5 Y threshold levels.
- 9/ All voltages given are referenced to the test system ground for ac and functional testing. Yoltages given for dc testing are referenced to the microcircuit ground terminal.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	14933			DWG NO. 5962-86706		
			REV	A		PAGE	7










- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. All devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-SID-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{ extsf{IN}}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroup 9, 10 and 11. Either of two techniques is acceptable:
 - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, and 11, group A testing per the sampling plan specified in MIL-STD-883, method 5005.
 - (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.3.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than four total device failures allowed. Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than four total device failures allowable.
 - e. Subgroups 7 and 8 must verify input to output logic combinations.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	Α	14933	DWG NO. 5962-86706	
		REV	PAGE	13

ESC FORM 193A



- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - Test condition ${\tt C}$ or ${\tt D}$ using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) T_A = +125°C, minimum.
 - Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883. (3)
- c. The group C, subgroup 1 sample shall include devices tested in accordance with 4.3.1.d.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
 Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10**, 11**
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8,
Additional electrical subgroups for group C periodic inspections	

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	14933	DWG NO. 5962-8	6706
		REV	PA	AGE 14

PDA applies to subgroup 1.
 Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I.

- \downarrow
- 4.4 Programming procedure for circuit A. The characteristics on table IIIA and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming as shown on figure 4. The waveforms on figure 4 and the programming procedures of table IIIA shall apply to these
 - b. Terminate all outputs, to VONP through a pull up resistor, R.
 - c. Apply VCCP to VCC.
 - d. Connect G and GS to VILP.
 - e. Raise $\overline{I}/\overline{I}_S$ input to V_{IHP} .
 - f. Address the PROM with the binary address of the selected word to be programmed.
 - 9. Apply VIHP to the G input.
 - h. After a delay of T_1 , apply a low to high transition to the clock (K).
 - i. After a delay of T_2 , apply Y_{0p} for a duration of T_3 + (rise time of the enable input) + T_p , to the output selected for programming.
 - j. After a delay of T_3 + rise time of the programmed output, apply \forall_{FE} for a duration of T_2 + rise time of the programmed output + T_4 , to the G input. G is then reduced to \forall_{ILP} .
 - k. After a delay of T_5 , the opening of the fuse is verified. Each data verification must be preceded by a Low to High transition of the clock (K). This will load the array data into the output data register. During verification, V_{CC} remains unchanged at V_{CCP} .
 - The outputs should be programmed one at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
 - m. Repeat 4.4a through 4.4k for all other bits to be programmed.
 - n. If any unit does not verify data as programmed, it shall be considered a programming reject.
- 4.4.1 Programming the initialized word.
 - a. Repeat steps 4.4a through 4.4d.
 - b. Connect T/T_{S} to $v_{\rm ILP}.$ This deselects the internal programming circuitry for all other addresses.
 - c. The initialized word is then programmed, output by output, similar to any other address location, following 4.4g through 4.4n.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	14933	DWG NO	52-86706
DAYTON, OHIO		REV		PAGE 15

Do no min tin -		<u> </u>					L	imits		
Description	Parameter	! ! T	Cond1 A = +25	tions C ±5°C	: 	Min	Rece		Max	Unit
Fusing enable voltage at 10 to 40 mA	VFE	 				14.5	1:	5	15.5	V
Program voltage	Y _{OP}	at 1	5 to 200) mA		19.5	20)	20.5	V
Input high level during programming and verify	I I A I Hb		-			2.4	5	5	5.5	٧
Input low level during programming and verify	VILP				-	0.0).3	0.5	٧
Y _{CC} during programming	YCCP	at I	CC = 50	to 200	mA	5	5	5.2	5.5	V
Rate of output voltage change	dV _{OP} /dt	-		-,		20			250	V/uS
Rate of fusing enable voltage change	dV _{FE} /dt				_	50			1000	V/uS
Fusing time first	tp					40	50	 	100	l us
Fusing time subsequent attempts	tp					4	5		1000	l ms
Delays between various l level changes	t ₁ -t ₆					100			2000	l ns
Period during which output is sensed for i YBLOWN level	ty				_		500	<u> </u>		l ns
Pull-up voltage on outputs not being programmed	VONP					V _{CCP}	VCCP		^V CCP +0.3	Y
Pull-up resistor on outputs not being programmed	R					0.2	2		5.1	KΩ
Current into outputs not to be programmed	IONP							i	20	mA
MILITARY DR			SIZE		493	_	DWG NO	52-86	706	
DAYTON, OHI		·n [REV			PAC	GE 16	



- 4.5 Programming procedure for circuit B. The programming characteristics in table IIIB and the following procedures shall be used for programming the device.
 - a. Connect the device, following the electrical configuration for programming. The waveforms shown on figure 4 and the programming characteristics of table IIIB shall apply to these procedures.
 - b. Output pins should be terminated with a 10 $k\Omega$ resistor to $V_{CC}.$
 - c. Bypass V_{CC} to ground with a 0.01 μF capacitor.
 - d. Apply initial voltage of $V_{\rm IH}$ to the programming control pin ($\overline{\rm CE_X}$), with appropriate voltage to chip enable pins (as applicable) in accordance with table I.
 - e. Apply VIL to all other pins.
 - f. Select the word to be programmed by applying $\rm Y_{IL}$ or $\rm Y_{IH}$ on the appropriate address pins, and reset Tp to 5 $\rm \mu s$.
 - g. Wait for TD1 and raise the VCC pin to VCCP.
 - h. Wait for T_{D2} and raise the corresponding output pin to V_{OPF} .
 - i. Wait for TD3 and lower the programming control pin ($\overline{\text{CE}_{X}}$) to V_{IL} for a duration of Tp.
 - j. Simultaneously lower the output to V_{IL} and begin waiting for T_{D4} .
 - k. Return the programming control pin, $\overline{CE_X}$ to $V_{\overline{1}H}$.
 - 1. Wait for TDS and lower VCC to VCCV.
 - m. Wait for T_{D6} and lower input programming control pin $\overline{CE_x}$ to V_{IL} for the duration of T_V .
 - n. A properly blown fuse will read V_{OL} , and an unblown fuse will read V_{OH} .
 - 1. If the fuse is blown, go to 4.5q.
 - 2. If fuse is unblown, go to 4.50.
 - o. If Tp is less than 20 μs , increment Tp by 5 μs and go to 4.5g. If Tp is equal or greater than 5 μs go to 4.5p.
 - p. If T_{p} is equal to or greater than 20 μs , then the device is a reject. STOP.
 - q. Wait for $T_{ extsf{DB}}$ and select the next output or address to be programmed.
 - r. Repeat steps 4.5f through 4.5n until all required addresses are programmed.
 - s. Program the initialization word by applying V_{IL} to the T/T_S pin. After the T/T_S word is programmed, return the T/T_S pin to V_{IH} .

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	10ENT. NO	 62-86706	
DAYTON, OHIO		REV A	PAGE	17



- t. Complete address verification, refer to table III:
 - 1. Wait for $T_{\mbox{\scriptsize D6}},$ keeping $v_{\mbox{\scriptsize CC}}$ at $v_{\mbox{\scriptsize CCV}}.$
 - 2. Lower $\overline{CE_X}$ input to V_{IL} .
 - 3. Sequentially select $\overline{I}/\overline{I}_S$ word, all addresses, $\overline{G}/\overline{G}_S$ and $\overline{I}/\overline{I}_S$ in the memory.
 - 4. A properly blown fuse will read $v_{
 m OL}$, and unblown fuse will read $v_{
 m OH}$.
 - End of programming procedure.
- u. Programming verification, refer to table III:
 - 1. Wait for T_{D6} and apply clock pulse of duration TWC, refer to figure 4.
 - 2. Wait for T_{D7} and lower input programming control pin $\overline{\text{CE}_{X}}$ to V_{IL} for the duration of T_{γ} .
 - 3. Go to 4.5n.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		10ENT. N	10.	DWG NO 590	52-86706	
DAYTON, OHIO			REV	A		PAGE	18
DESC FORM 193A		$\overline{\mathbf{A}}$		_			

Parameter	 Symbol		<u>i</u>	<u> </u>		
rarameter	Symbol	Conditions	Min	Recom-	Max	Unit
Power supply voltage	V _{CCP} 1	I _{CCP} = 500 mA	8.5	8.75	9.0	V I
Verify voltage	ACCA		4.75	5.0	5.25	V
High input voltage	YIH	I _{IH} = 50 μA	2.4	3.0	5.5	l v
Low input voltage	AIL	I _{IL} = -500 μA	0.0	0.0	0.5	 Y
Forced output current	I _{OPF2}		150	185	220	l mA
Forced output voltage	V _{OPF} 3		20.5] 	21.0	٧
Output high voltage	V _{ОН}		2.0			٧
Output low voltage	VOL		1	1	1.0	٧
Program time	Трр	50 percent to 50 percent	1	i 58	i i	μS
V _{CC} delay time	T _{D1}	50 percent add to 10 percent V _{CCP}	10	 10 	25	μS
Y _{OUT} delay time	T _{D2}	190 percent V _{CCP} to 10 percent V _{OPF}	1	1	5	μ\$
Pulse sequence delays	T _{D3} -T _{D8}	See figure 4	1	1	10	μS
V _{CC} rise time	T _{R1}	10 percent to 90 percent	4	7	8	μS
V _{OUT} rise time	IT _{R2}	10 percent to 90 percent	3	1 10	17	μS

See footnotes at end of table.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	1933	62-86706	
DAYTON, OHIO		REV A	PAGE	19

Parameter	 Symbol	C+-4:4:		<u>i</u>		
r at ameter	Symbol	Conditions	Min	Recom- mended	Max	Unit
Y _{CC} fall time	T _{F1}	90 percent to 10 percent	2	4	i i 10 i	μS
V _{OUT} fall time	T _{F2}	90 percent to 10 percent	3	7	21	l µs
CEx programming	Tp4	10 percent to 90 percent	5		20	μ S
CEx verify pulse	Ty width	10 percent to 10 percent	5	5	10	μS
Clock pulse width (CK)	TWC	50 percent to 50 percent	.5	.75	5	μS

If the overall program/verify cycle Tpp exceeds the recommended (rec) value, a 25 percent duty cycle must be used for VCCP.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	4933	۷0.	DWG NO	62-86706	
DAYTON, OHIO		REV	A		PAGE	20

FEB 86

^{2.} For the program current pulse I_{OPF} , a current source must be used with a voltage limit set at V_{OPF} .

3. Maximum output voltage V_{OPF} must be limited to 21.0 V.

Tp is 5 μs at first attempt and increments 5 μs each additional programming attempt until fuse is blown or 20 µs is reached.





FIGURE 4. Programming circuit and waveforms.

SIZE CODE IDENT. NO. DWG NO.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE A	CODE	4933	DWG NO		-86706	
		REV		PAGE	21	
						_



6.4 Approved source of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

		1
Military drawing	Vendor	Vendor
part number	CAGE	similar part
1	number	number 1/
<u> </u>	<u> </u>	<u> </u>
I I 5962-8670601LX	34335	AM27S35/BLA
3302-8070001EX	18324	82HS187A/BLA
	10324	OZNSIO/A/BLA
5962-8670601KX	i 34335	i AM27S35/BKA
5962-8670601XX	34335	AM27S35/BUA
5052 0670501 2V	24225	
5962-86706013X	34335	AM27S35/B3A
	18324	82HS187A/B3X
5962-8670602LX	34335	AM27S35A/BLA
1	18324	82HS187A/BLA
	1	1 SENSIONAY DEA
5962-8670602KX	34335	AM27S35A/BKA
5962-8670602XX	34335	AM27S35A/BUA
	1	1
5962-86706023X	34335	AM27S35A/B3A
	18324	82HS187A/B3X
5962-8670603LX	l 1 34335	1 140707077/014
3902-8070B03LX	1 34335 18324	AM27S37/BLA 82HS189A/BLA
	10324	02N3109A/BLA
5962-8670603KX	34335	AM27S37/BKA
5962-8670603XX	34335	AM27S37/BUA
		T
5962-86706033X	34335	AM27S37/B3A
	18324	82HS189A/B3X
5962-8670604LX	34335	AM27S37A/BLA
	18324	82HS189A/BLA
5962-8670604KX	1 24225	1 44070374 /0//4
5962-8670604XX	l 34335 l 34335	AM27S37A/BKA
330Z-00700U4XX	34335	AM27S37A/BUA
5962-86706043X	34335	AM27S37A/B3A
	18324	82HS189/B3X

 $\underline{1/}$ $\frac{Caution.}{Items}$ Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Yendor name and address			Programmin Procedure	
34335	Advanced Micro Devices 901 Thompson Place Sunnyvale, CA 94088	s, Incor	porated	A	Platinum silicide fuse
18324	Signetics, Incorporate 4130 S. Market Court Sacramento CA 95834	ed .	_	В	Zapped vertical emitter
	Y DRAWING	SIZE		933	DWG NO. 5962-86706

DESC FORM 193A FEB 86

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO

REV

Α

PAGE

23